Static information storage and retrieval – Addressing – Combined random and sequential addressing
Patent
1989-11-24
1991-01-08
Popek, Joseph A.
Static information storage and retrieval
Addressing
Combined random and sequential addressing
36523002, G11C 800
Patent
active
049842170
ABSTRACT:
An improved DRAM which includes a plurality of main amplifiers for amplifying and storing signals read out to a plurality of common data lines in accordance with an internal address signal, a main amplifier control circuit for outputting the outputs of the main amplifiers sequentially in synchronism with changes in a column address strobe signal and an address counter for performing an addressing operation midway in the sequential reading operations of the plural main amplifiers. The present invention also includes a column selecting circuit for switching column switches in accordance with the address counter to cause data to be read out continuously at a high speed by extending a nibble mode.
REFERENCES:
patent: 4758995 (1988-07-01), Sato
Hitachi , Ltd.
Popek Joseph A.
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-941005