Static information storage and retrieval – Read/write circuit – Noise suppression
Patent
1980-12-24
1983-12-13
Richardson, Robert L.
Static information storage and retrieval
Read/write circuit
Noise suppression
307542, 365226, G11C 702
Patent
active
044208235
ABSTRACT:
A static semiconductor memory having a plurality of memory cells respectively connected to word lines and connected in parallel to bit line pairs and having a power-down function, is provided with a coupling noise canceller connected to a data bus which is connected at one end to a bit line via a transfer gate and at the other end to a sense amplifier. When the static semiconductor memory is placed in a power-down mode, the coupling noise canceller operates to clamp the data bus at a predetermined potential; thus preventing an increase in the access time when the chip is accessed from the power-down state rather than the active state.
REFERENCES:
patent: 3189877 (1965-06-01), Pricer et al.
patent: 3978459 (1976-08-01), Koo
patent: 4085458 (1978-04-01), Ikuzaki et al.
patent: 4223394 (1980-09-01), Patlak et al.
patent: 4336465 (1982-06-01), Nakano et al.
Fujitsu Limited
Richardson Robert L.
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-806970