Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2006-05-05
2009-06-23
Lee, Calvin (Department: 2892)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C438S301000
Reexamination Certificate
active
07550807
ABSTRACT:
In the non-volatile semiconductor memory in which an N-type source diffusion layer and an N-type drain diffusion layer are formed on a P-type well formed on a substrate: the source diffusion layer has a protrusion portion and a depressed portion on a cross section taken along a plane that includes (a) a straight line extending along a direction of extension of the source diffusion layer and (b) a normal line of the semiconductor substrate, and the source diffusion layer is formed of a series of (a) an upper-wall layer constituting the protrusion portion, (b) a lower-wall layer constituting the depressed portion, and (c) a side-wall layer between the upper-wall layer and the lower-wall layer; a silicide is formed to cover the upper-wall layer, the lower-wall layer, and the side-wall layer, and an insulating layer is formed to cover the silicide; and a distance d between (a) an interface between the insulating layer and the silicide formed on the upper-wall layer and (b) an interface between the insulating layer and the silicide formed on the lower-wall layer is 1000 Å or shorter. This structure allows (i) miniaturization of the non-volatile semiconductor memory and (ii) reduction in a resistance of the source diffusion layer of the non-volatile semiconductor memory.
REFERENCES:
patent: 5233210 (1993-08-01), Kodama
patent: 5592000 (1997-01-01), Onishi et al.
patent: 6103574 (2000-08-01), Iwasaki
patent: 6747321 (2004-06-01), Kanamori
patent: 2003/0020109 (2003-01-01), Shimizu
patent: 2003/0222318 (2003-12-01), Tanaka et al.
patent: 2004/0079987 (2004-04-01), Shimizu
patent: 2004/0251521 (2004-12-01), Tanaka et al.
patent: 2007/0215958 (2007-09-01), Tanaka et al.
patent: 2000-036546 (2000-02-01), None
patent: 2003-037193 (2003-02-01), None
patent: 10-2003-0093122 (2003-12-01), None
patent: 10-2005-0037546 (2005-04-01), None
Hironaka Katsuya
Sato Shin'ichi
Harness & Dickey & Pierce P.L.C.
Lee Calvin
Sharp Kabushiki Kaisha
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4072918