Static information storage and retrieval – Read/write circuit – Data refresh
Reexamination Certificate
2006-08-24
2008-12-30
Luu, Pho M. (Department: 2824)
Static information storage and retrieval
Read/write circuit
Data refresh
C365S189040, C365S191000, C365S201000
Reexamination Certificate
active
07471585
ABSTRACT:
A refresh signal is output in response to a refresh request generated at predetermined cycles, and a refresh operation is performed. The refresh operation ends when a conflict occurs between an access request and the refresh request. Consequently, an access operation corresponding to the access request can be started earlier with a reduction in access time. The access time can be reduced further by changing the end time of the refresh operation in accordance with the timing of supply of the access request. Since a test circuit for notifying the state of the refresh operation to exterior is formed, the operation margin of the refresh operation can be evaluated in a short time. As a result, it is possible to reduce the development period of the semiconductor memory.
REFERENCES:
patent: 4829484 (1989-05-01), Arimoto et al.
patent: 6324113 (2001-11-01), Tomita
patent: 7113441 (2006-09-01), Shinozaki et al.
patent: 1 061 523 (2000-12-01), None
patent: 1 150 301 (2001-10-01), None
patent: 1 235 228 (2002-08-01), None
patent: 49-46349 (1972-09-01), None
patent: 63-247995 (1988-10-01), None
patent: 63-247997 (1988-10-01), None
patent: 07-141861 (1995-06-01), None
patent: 2000-353382 (2000-12-01), None
Funyu Akihiro
Kanda Tatsuya
Sato Takahiko
Shinozaki Naoharu
Arent & Fox LLP
Fujitsu Limited
Luu Pho M.
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4023425