Static information storage and retrieval – Read/write circuit – Data refresh
Reexamination Certificate
2006-06-20
2006-06-20
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Data refresh
C365S189080, C365S233500
Reexamination Certificate
active
07064998
ABSTRACT:
A timer measures a predetermined time from the reception of an external access signal, and outputs an access request signal after the predetermined time has elapsed. The external access signal causes a memory core to execute a read operation, and the access request signal causes the memory core to operate. The predetermined time is set to be longer than a core operation time for the memory core to perform a single operation. The memory core thus performs no operation when the external access signal varies in a time shorter than the predetermined time. Consequently, it is possible to prevent the memory core from malfunctioning and data retained therein from crashing even when external access signals are supplied at intervals at which the memory core is unable to properly operate.
REFERENCES:
patent: 5301278 (1994-04-01), Bowater et al.
patent: 6324113 (2001-11-01), Tomita
patent: 6515928 (2003-02-01), Sato et al.
patent: 6697910 (2004-02-01), Tsukude et al.
patent: 6813212 (2004-11-01), Takahashi et al.
patent: 6826104 (2004-11-01), Kawaguchi et al.
patent: 6834021 (2004-12-01), Mori et al.
patent: 6876592 (2005-04-01), Takahashi et al.
patent: 2002/0064079 (2002-05-01), Sato et al.
patent: 2002/0067648 (2002-06-01), Hyoung
patent: 2002/0159318 (2002-10-01), Arimoto et al.
patent: 2002/0181301 (2002-12-01), Takahashi et al.
patent: 2003/0227810 (2003-12-01), Fujioka
patent: 2006/0007770 (2006-01-01), Shinozaki et al.
patent: 1355536 (2002-06-01), None
patent: 1 225 589 (2002-07-01), None
patent: 1 235 228 (2002-08-01), None
patent: 1 267 344 (2002-12-01), None
patent: 1 282 133 (2003-02-01), None
patent: 63-106993 (1988-05-01), None
patent: 10-247399 (1989-09-01), None
patent: 2001-332088 (2001-11-01), None
patent: 2001-357670 (2001-12-01), None
patent: 2000-3270677 (2003-09-01), None
patent: 01/41149 (2001-06-01), None
patent: 01/67461 (2001-09-01), None
patent: 01/69606 (2001-09-01), None
Data Sheet Mos Intergrated Circuit uPD4632312-X 32M-BIT CMOS Mobile Specified RAM 2M-WORD by 16-BIT Extended Temperature Operation, Document No. M15406EJ8V0DS00 (8thEdition), Oct. 2002, pp. 1-47.
Eto Satoshi
Miyo Toshiya
Nakamura Toshikazu
Nguyen Hien
Phung Anh
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3631240