Semiconductor memory

Static information storage and retrieval – Read/write circuit – Data refresh

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365230, G11C 700

Patent

active

047363444

ABSTRACT:
A refresh arrangement is provided for a dynamic RAM wherein each time a refresh address counter performs a predetermined plurality of steps of increment operations, an address switching circuit is switched to specified refresh addresses held in an address storage circuit to provide addresses of memory cells having inferior data retention times. In this way the memory cells with inferior data retention times can be refreshed much more frequently than memory cells with normal data retention times.

REFERENCES:
patent: 4333167 (1982-06-01), McElroy
patent: 4360903 (1982-11-01), Plachno et al.
patent: 4376988 (1983-03-01), Ludwig et al.
M. Taniguchi et al., "M 5K 4164S with Built-In Refresh Function", Denshi Gijutsu (Electronics Technology)" vol. 23, No. 3, pp. 30-33 (no publication date available).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2238327

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.