Static information storage and retrieval – Systems using particular element – Capacitors
Patent
1992-11-25
1996-03-19
Nguyen, Viet Q.
Static information storage and retrieval
Systems using particular element
Capacitors
365104, 257296, 257298, 257300, 257301, 257304, G11C 1124, G11C 1140
Patent
active
055008151
ABSTRACT:
A semiconductor memory cell comprises a first cascade gate, formed on a semiconductor substrate, having its end connected to a first node, and a plurality of MOS transistors which are connected in cascade, a plurality of data storage capacitors, formed on the semiconductor substrate, each of which has its end connected to that end of a corresponding one of the MOS transistors which is opposite to the first node, and a device isolation MOS transistor formed between the memory cell and another semiconductor memory cell which are arranged side by side on the semiconductor substrate.
REFERENCES:
patent: 3763480 (1973-10-01), Weimer
patent: 4070590 (1978-01-01), Ieda
patent: 4225945 (1980-09-01), Kuo
patent: 4593382 (1986-06-01), Fujishima
patent: 4648073 (1987-03-01), Kenney
patent: 4669063 (1987-05-01), Kirsch
patent: 4758987 (1988-07-01), Sakui
patent: 4943944 (1990-07-01), Sakui et al.
patent: 4980863 (1990-12-01), Ogihara
patent: 5025294 (1991-06-01), Ema
patent: 5051954 (1991-09-01), Toda et al.
patent: 5079746 (1992-01-01), Sato
patent: 5091761 (1992-02-01), Hiraiwa
patent: 5091885 (1992-02-01), Ohsawa
patent: 5172198 (1992-12-01), Aritome et al.
patent: 5184326 (1993-02-01), Hoffman
Shah et al., "A 4Mb DRAM with Cross-point Trench Transistor Cell", 1986 ISSCC Digest of Technical Papers, pp. 268-269.
Ema et al., "3-Dimensional Stacked Capacitor Cell for 16M and 64M DRAMs", 1988 IEDM Technical Digest, pp. 592-595.
Fujishima et al., "A Storage-Node-Boosted RAM with Word-Line Delay Compensation", IEEE Journal of Solid State Circuits., vol. SC-17, No. 5, pp. 872-875, Oct. 1982.
Ohta et al., "A Novel Memory Cell Architecture for High-Density DRAMs", 1989 Symposium of VLSI Circuits, Digest of Tech. Papers, pp. 101-102.
Arimoto et al., "A Circuit Design of Intelligent CDRAM with Automatic Write Back Capability", 1990 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 79-80.
Watanabe et al., "Stacked Capacitor Cells for High-density dynamic RAMs", 1988 IEDM Technical Digest, pp. 600-603.
Price, "Simultaneous Access Memory", IBM Technical Disclosure Bulletin, vol. 23, No. 4, Jul. 1980, New York, pp. 657-658.
Asakura et al., "Cell-Plate Line Connecting Complementary Bitline (C3) Architecture for Battery Operating DRAMs", 1991 Symposium on VLSI Circuits, May 30, 1991, pp. 59-60.
Ohta et al., "Quadruply Self-Aligned Stacked High-Capacitance RAM Using Ta.sub.2 O.sub.5 High Density VLSI Dynamic Memory", IEEE Transactions on Electron Devices, vol. ED-29, No. 3, Mar. 1982, pp. 368-376.
Sunouchi et al., "A Surrounding Gate Transistor (SGT) Cell for 64/256 MBit DRAMS", 1989 IEDM Technical Digest, pp. 23-26.
Kimura, K. et al, "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi Folded Data-Line Architecture", ISSCC91, pp. 106-107, dated Feb. 14, 1991.
Kimura, K. et al, "A Block-Oriented RAM with Half-Sized DRAM Cell and Quasi Folded Data-Line Architecture", ISSCC91 Slide Supplement, pp. 70-71.
Chao, "Array Arrangement and Layout of Taper-Isolated Dynamic Gain RAM Cell", IBM Technical Disclosure Bulletin, vol. 25, No. 12, May 1983, New York, pp. 6387-6390.
Scheuerlein et al., "Shared Word Line DRAM-Cell", IEEE International Solid State Circuits Conference, vol. 27, 22 Feb. 1984, New York, pp. 280-281.
Furuyama Tohru
Takase Satoru
Kabushiki Kaisha Toshiba
Nguyen Viet Q.
LandOfFree
Semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1962915