Semiconductor layout design apparatus, semiconductor layout...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000, C716S030000, C716S030000

Reexamination Certificate

active

07831947

ABSTRACT:
A semiconductor layout design apparatus has an inter-block connection information extracting part, a block global placement part and a cell placement setting part. The inter-block connection information extracting part configured to extract the number of wiring connections between a plurality of blocks including standard cells and macrocells based on a net list, library information, floor plan information and technology information. The block global placement part configured to roughly place the plurality of blocks in a placement region on a semiconductor substrate. The cell placement setting part configured to set placement positions of the macrocells in the block based on a positioning relationship with the other block and the number of the wiring connections with the other block with respect to each of the plurality of blocks roughly placed by the block global placement part.

REFERENCES:
patent: 6154873 (2000-11-01), Takahashi
patent: 6560505 (2003-05-01), Kikuchi et al.
patent: 2004/0093576 (2004-05-01), Terasawa et al.
patent: 06-244280 (1994-09-01), None
patent: 2006-190062 (2006-07-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor layout design apparatus, semiconductor layout... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor layout design apparatus, semiconductor layout..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor layout design apparatus, semiconductor layout... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4180358

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.