Semiconductor layout design apparatus and method for...

Details Semiconductor layout design apparatus and method for... Semiconductor layout design apparatus and method for...

2007-11-16

2010-11-16

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

Reexamination Certificate

active

07836421

ABSTRACT:
A semiconductor layout design apparatus has an inter-block connection information extracting part, a cell initial placement part and an evaluation value. The inter-block connection information extracting part configured to extract the number of wiring connections between a plurality of blocks including standard cells and macrocells based on a net list, library information, floor plan information and technology information. The cell initial placement part configured to initially place the standard cells and the macrocells in an placement region to generate an initial floor plan. The evaluation value calculating part configured to calculate an evaluation value of the floor plan based on distances between a plurality of blocks including the standard cells and the macrocells initially placed by the cell initial placement part and the extracted number of the wiring connections between a plurality of blocks.

REFERENCES:
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5793644 (1998-08-01), Koford et al.
patent: 6282694 (2001-08-01), Cheng et al.
patent: 6792583 (2004-09-01), Takahashi et al.
patent: 7062743 (2006-06-01), Kahng et al.
patent: 7076756 (2006-07-01), Ichimiya
patent: 2004/0133868 (2004-07-01), Ichimiya
patent: 2005/0155007 (2005-07-01), Kurokawa et al.
patent: 2006/0218515 (2006-09-01), Byrn et al.
patent: 2008/0134120 (2008-06-01), Wang et al.
patent: 06-244280 (1994-09-01), None
patent: 2006-190062 (2006-07-01), None

Affiliated with

Also associated with

Rating

Semiconductor layout design apparatus and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor layout design apparatus and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor layout design apparatus and method for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4153783