Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Patent
1998-08-03
2000-12-12
Lintz, Paul R.
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
703 2, 703 14, G06F 1750
Patent
active
06161212&
ABSTRACT:
A semiconductor junction (13) is represented as a junction capacitance (21) in parallel with a junction resistance (23) and junction inductance (22). The junction capacitance, junction resistance and junction inductance are functions of the voltage across the semiconductor junction and are determined using a probability of charge stored across the semiconductor junction. Junction parameters are determined with parameter extraction processes. A circuit simulation tool is used to simulate the performance of a circuit that includes the semiconductor junction. Accordingly, diode junctions are more accurately modeled above their built-in potential and below their reverse break-down voltage.
REFERENCES:
patent: 5469366 (1995-11-01), Yang et al.
patent: 5535146 (1996-07-01), Huang et al.
patent: 5694052 (1997-12-01), Sawai et al.
patent: 5757679 (1998-05-01), Sawai et al.
patent: 5790415 (1998-08-01), Pullela et al.
patent: 5901063 (1999-05-01), Chang et al.
patent: 5933358 (1999-08-01), Koh et al.
patent: 6066177 (2000-05-01), Hatsuda
Kratz ("Dynamic effects in pulse-driven Josephson junctions", IEEE Transactions on Applied Superconductivity, vol. 3, No. 1, Part 4, Mar. 1993, pp. 2653-2657), Mar. 1993.
Whan et al. ("Complex dynamical behavior in RCL-shunted Josephson junctions", IEEE Transactions on Applied Superconductivity, vol. 5, No. 2, Part 3, Jun. 1995, pp. 3094-3097), Jun. 1995.
Robinson et al. ("Base resistance and PN junction capacitance extraction on vertical bipolar transistors", IEEE International Symposium on Circuits and Systems, 1990, vol. 4, May 1, 1990, pp. 3182-3185), May 1990.
Publication, "Modular Series on Solid State Devices"--vol. II--"The PN Junction Diode" (Second Edition), Gerold W. Neudeck, Purdue University, pp. 84-85, 94-97, Published by Addison-Wesley Publishing Company, Inc. Aug. 25, 1988.
Gorrie Gregory J.
Kik Phallaka
Lintz Paul R.
Motorola Inc.
LandOfFree
Semiconductor junction model and method for use in a circuit mod does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor junction model and method for use in a circuit mod, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor junction model and method for use in a circuit mod will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-226965