Active solid-state devices (e.g. – transistors – solid-state diode – Lead frame – On insulating carrier other than a printed circuit board
Patent
1997-03-12
1999-09-07
Loke, Steven H.
Active solid-state devices (e.g., transistors, solid-state diode
Lead frame
On insulating carrier other than a printed circuit board
257678, 257698, 257702, 257723, 257725, H01L 23495, H01L 2304, H01L 2314, H01L 2334
Patent
active
059491337
ABSTRACT:
A circuit module includes at least one high temperature semiconductor chip having chip pads; a substrate having substrate metallization, the chip pads and the substrate metallization being substantially planar; and a deposited flexible pattern of electrical conductors capable of withstanding high temperatures and coupling selected chip pads and portions of the substrate metallization. The deposited flexible pattern of electrical conductors includes a plurality of integral interconnect segments, at least one of the integral interconnect segments including first and second leg portions and a shelf portion with the shelf portion being spaced apart from the at least one semiconductor chip and substrate and being coupled by the first leg portion to a selected chip pad and by the second leg portion to one of another selected chip pad or a selected portion of the substrate metallization.
REFERENCES:
patent: 4289846 (1981-09-01), Parks et al.
patent: 4418470 (1983-12-01), Naster et al.
patent: 4722914 (1988-02-01), Drye et al.
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4835704 (1989-05-01), Eichelberger et al.
patent: 4894115 (1990-01-01), Eichelberger et al.
patent: 4933042 (1990-06-01), Eichelberger et al.
patent: 5102829 (1992-04-01), Cohn
patent: 5149662 (1992-09-01), Eichelberger
patent: 5188984 (1993-02-01), Nishiguchi
patent: 5198385 (1993-03-01), Devitt et al.
patent: 5306670 (1994-04-01), Mowath et al.
patent: 5348607 (1994-09-01), Wojnarowski et al.
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5524339 (1996-06-01), Borowitz et al.
patent: 5525834 (1996-06-01), Fischer et al.
patent: 5548099 (1996-08-01), Cole, Jr. et al.
Agosti Ann M.
Breedlove Jill M.
General Electric Company
Loke Steven H.
LandOfFree
Semiconductor interconnect structure for high temperature applic does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor interconnect structure for high temperature applic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor interconnect structure for high temperature applic will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1807012