Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2001-03-23
2003-04-15
Lam, Tuan T. (Department: 2816)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C365S227000, C324S537000, C714S733000
Reexamination Certificate
active
06550038
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to semiconductor integrated circuitry that enables a mode selection and an evaluation of the operation limit of an internal circuit only by applying a power supply voltage for test to the semiconductor integrated circuitry in test mode.
2. Description of the Prior Art
It is necessary to judge whether semiconductor integrated circuitry is defective or not prior to shipment. A high-temperature running test carried out on products continuously running at a high temperature during a fixed time interval is known as a test made to exclude early failures, for example. Such a high-temperature running test is called a burn-in test. For example, when semiconductor integrated circuitry, which is a product to be tested, is a single-chip microcomputer, the microcomputer to be tested is connected to a driver circuit by way of a data bus signal line, an address signal line and a control signal line, and the burn-in test is carried out in such a manner that a power supply voltage for test of about 7.0 Volts which is higher than a normal power supply voltage (4.5 to 5.5 Volts) applied to the microcomputer under normal operating conditions is applied to the microcomputer at a high temperature which exceeds 100° C. and the microcomputer is made to operate continuously during a fixed time interval.
FIG. 12
is a schematic circuit diagram showing the structure of an example of prior art semiconductor integrated circuitry. In the figure, reference numeral
1
denotes the semiconductor integrated circuitry which is a single-chip microcomputer, numeral
2
denotes an internal circuit which is an integrated circuit including a logic circuit etc., numeral
3
denotes an I/O circuit including an input/output terminal
3
a
and an output buffer
3
b for connecting the internal circuit
2
to an external circuit (not shown in the figure), numeral
4
denotes a voltage drop control (VDC) circuit that consists of a reference voltage generation circuit
4
a
and a voltage drop circuit
4
b,
numeral
5
denotes a power supply switch circuit for selecting either an external power supply or a power supply for test and for connecting the selected power supply to the internal circuit
2
, numeral
6
denotes an external power supply terminal via which the external power supply is supplied to the semiconductor integrated circuitry
1
, numeral
7
denotes a power supply terminal for test via which the power supply for test is supplied to the semiconductor integrated circuitry
1
in the test mode, and numeral
8
denotes a power supply control terminal for controlling the power supply switch circuit
5
so that the power supply switch circuit
5
switches between the two selection modes.
In operation, when the semiconductor integrated circuitry
1
is actually used as a product, that is, when the semiconductor integrated circuitry
1
operates in the normal operation mode, the semiconductor integrated circuitry
1
is used in a state in which the power supply for test is not connected to the power supply terminal
7
for test while the external power supply (not shown in the figure) is connected to the external power supply terminal
6
. In this case, the external power supply voltage Vc is supplied to the I/O circuit
3
and the voltage drop control circuit
4
. The reference voltage generation circuit
4
a
included in the voltage drop control circuit
4
consists of a plurality of diodes (not shown in the figure) in series, for example, and the sum of the forward voltage drops by the individual diodes is furnished as a reference voltage Vr to the voltage drop circuit
4
b.
If the external power supply voltage Vc is 5 Volts, this reference voltages Vr is set to be about 4 Volts which is slightly lower than the external power supply voltage and is then supplied as a target dropped voltage to the voltage drop circuit
4
b
which is the next stage of the voltage drop control circuit
4
. The voltage drop circuit
4
b
controls the external power supply voltage Vc so as to decrease the external power supply voltage Vc to the reference voltage Vr, and supplies the decreased external power supply voltage to the power supply switch circuit
5
. In the normal operation mode, the power supply switch circuit
5
is in the state of connecting the voltage drop circuit
4
b
to the internal circuit
2
, and, therefore, the output voltage of the voltage drop circuit
4
b
is supplied to the internal circuit
2
by way of the power supply switch circuit
5
. In this case, although an influence of any change in the external power supply voltage Vc is exerted on the I/O circuit
3
, the internal circuit
2
can be made to operate with stability without independently of any change in the external power supply voltage Vc because the voltage drop circuit
4
b
controls the external power supply voltage Vc so as to decrease the external power supply voltage Vc to the reference voltage Vr.
On the other hand, in the test mode for an evaluation of the operation limit of the internal circuit
2
, the power supply (not shown in the figure) for test is connected to the power supply terminal
7
for test, and a switch instruction is furnished by way of the power supply control terminal
8
to the power supply switch circuit
5
. As a result, since the internal circuit
2
is connected to the power supply for test by way of the power supply terminal
7
for test and the I/O circuit
3
is connected to the external power supply by way of the external power supply terminal
6
, two kinds of tests: an internal circuit test and an I/O circuit test can be carried out. When carrying out the internal circuit test, only the power supply voltage Vd for test to be applied to the internal circuit
2
is changed without changing the external power supply voltage Vc to be applied to the I/O circuit
3
. As a result, whether the internal circuit
2
can handle any change in the power supply voltage for test while having a margin up to which extent for the voltage change is tested, and an evaluation of the operation limit of the internal circuit
2
can thus be made. On the other hand, when carrying out the I/O circuit test, only the external power supply voltage Vc to be applied to the I/O circuit
3
is changed without changing the power supply voltage Vd for test to be applied to the internal circuit
2
. As a result, whether the I/O circuit
3
can handle any change in the external power supply voltage while having a margin up to which extent for the voltage change is tested, and an evaluation of the operation limit of the I/O circuit
3
can thus be made.
A problem with the prior art semiconductor integrated circuitry
1
constructed as above is that the power supply switch circuit
5
and the two terminals: the power supply terminal
7
for test and the power supply control terminal
8
are indispensable to make an evaluation of the operation limit of the internal circuit, and the circuit structure is therefore complicated. Another problem with the prior art semiconductor integrated circuitry
1
is that since a connecting line having a capacity of large current is needed as a feedline for connecting the power supply terminal
7
for test to the power supply switch circuit
5
, the large-current connecting line can interfere with an improvement of the packaging density on a circuit board on which the internal circuit
2
is mounted.
SUMMARY OF THE INVENTION
The present invention is proposed to solve the above-mentioned problems, and it is therefore an object of the present invention to provide semiconductor integrated circuitry that enables a mode selection and an evaluation of the operation limit of an internal circuit only by applying a power supply voltage for test to the semiconductor integrated circuitry in the test mode.
In accordance with the present invention, there is provided semiconductor integrated circuitry comprising: an internal circuit that is an semiconductor integrated circuit; an I/O circuit for activating an input/output of the internal circui
Burns Doane , Swecker, Mathis LLP
Lam Tuan T.
Mitsubishi Denki & Kabushiki Kaisha
Nguyen Linh
LandOfFree
Semiconductor integrated circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3069709