Semiconductor integrated circuit with memory redundancy circuit

Details Semiconductor integrated circuit with memory redundancy circuit Semiconductor integrated circuit with memory redundancy circuit

2001-08-10

2003-05-06

Nelms, David (Department: 2818)

Static information storage and retrieval

Systems using particular element

Flip-flop

C365S201000

Reexamination Certificate

active

06560141

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to semiconductor integrated circuits, and methods of designing and making the circuits. More particularly, the present invention relates to failure analysis of an on-chip memory provided in a large-scale integrated system or an on-chip memory and a SRAM (Static Random Access Memory) produced in a new process.
Failure analysis of a cache memory provided in a large-scale integrated system and an on-chip memory produced in a new process at the beginning of its manufacture is complicated and requires much time and hence hinders an early start-up of the manufactured article. Such failure analysis is made by changing an activation timing of a sense amplifier and acquiring a fail bit map, but it is difficult to specify the causes of the failures and to start up the article early. Recently, it has been tried to directly measure the memory cell's current and irregular AC characteristics of sense amplifier offset voltages within the chip to thereby start up the article early. This method, however, requires designing and making a TEG (Test Element Group) by way of trial, which increases the cost.
A well-known technique to solve this problem is disclosed in U.S. Pat. No. 6,081,465 issued to Wang et al. This reference discloses a circuit for controlling a potential of a bit line with a new switch externally to directly measure an AC characteristic, for example, of a memory cell current in the manufactured article itself to thereby facilitate its failure analysis.
In this prior art, however, it is necessary to add the switch newly to the bit line, which invites increases in the memory area and access time for the memory. The access to the memory is possible only in units of a column, and a signal to select a column is needed, which further increases the memory area.
SUMMARY OF THE INVENTION
According to one aspect of the present invention, there is provided a semiconductor integrated circuit comprising: a plurality of memory cells (CELL); a pair of bit line (CBL
0
) and complementary bit line (BB
0
) connected to the plurality of memory cells; a precharging P-channel type MOS transistor (MP
5
) for connecting the bit line (BL
0
) to a first power voltage line (VDD); a second precharging P-channel type MOS transistor (MP
6
) for connecting the complementary bit line (BB
0
) to a second power voltage line (VDD
1
); an equalizing P-channel type MOS transistor (MP
7
) for connecting the bit line (BL
0
) and the complementary bit line (BB
0
); a P-channel type MOS transistor (MP
11
) for connecting the bit line (BL
0
) to a sense amplifier circuit (
107
); and a P-channel type MOS transistor (MP
12
) for connecting the complementary bit line (BB
0
) to a sense amplifier circuit (
107
), wherein control signals for the precharging P-channel type MOS transistors (MP
5
and MP
6
) are separated from a control signal for the equalizing P-channel type MOS transistor (MP
7
) so that the bit lines (BL
0
, BB
0
) are supplied with corresponding separate voltages.
The first and second power voltages (VDD) and (VDD
1
) lines are at the same voltage level in a normal operating period. Those power voltage lines are connected to different voltage levels in the failure analysis, and independent voltage levels are applied to the bit line (BL
0
) and the complementary bit line (BB
0
) to thereby measure an offset voltage of the sense amplifier and a read current flowing in the memory cell.


REFERENCES:
patent: 4903238 (1990-02-01), Miyatake et al.
patent: 5841716 (1998-11-01), Iwaki
patent: 5999466 (1999-12-01), Marr et al.
patent: 6081465 (2000-06-01), Wang et al.
patent: 6160746 (2000-12-01), Park et al.
patent: 6185141 (2001-02-01), Hoshita et al.
patent: 6249468 (2001-06-01), Kan et al.
patent: 6367042 (2002-04-01), Phan et al.
U.S. patent application publication US 2002/0024059 by Hidaka US.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit with memory redundancy circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit with memory redundancy circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit with memory redundancy circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3032571