Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
1999-04-01
2003-03-11
Cuneo, Kamand (Department: 2827)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S694000, C257S723000, C257S778000
Reexamination Certificate
active
06531769
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor integrated circuit package (hereinafter referred to as “semiconductor IC package”), semiconductor apparatus provided with a plurality of semiconductor IC packages, a method of inspecting a semiconductor integrated circuit and a method of fabricating a semiconductor IC package.
2. Description of the Related Art
Various semiconductor IC packages have been proposed to meet the recent progressive increase in integration size.
For example, such semiconductor IC packages are proposed in JP-A Nos. 8-125066 (May 17, 1996) and 10-189861 (Jul. 21, 1998).
A lead frame needs to be processed by an etching technique to construct the semiconductor IC package proposed in the former cited reference. The etching technique needs many processes, takes much time to process the lead frame and has difficulty in forming the lead frame in a correct shape.
Middle parts of a plurality of leads must be bent upward and sideways to construct the semiconductor IC package proposed in the latter cited reference. However, it is practically difficult to bend the middle parts of the plurality of leads upward and sideways because the leads are arranged at small intervals.
SUMMARY OF THE INVENTION
Accordingly, it is a first object of the present invention to provide a resin-sealed semiconductor IC package having a large integration size and a size substantially equal to that of a semiconductor IC chip included therein.
A second object of the present invention is to provide a method of easily fabricating a resin-sealed semiconductor IC package provided with leads partly exposed on the surface of a resin package by well-controlled processes.
To achieve the first object, the present invention provides a resin-sealed semiconductor IC package comprising a semiconductor IC chip, a resin package covering the semiconductor IC chip, and a lead frame supporting the semiconductor IC chip, and having a plurality of leads arranged on the semiconductor IC chip, having end portions bent so as to extend perpendicularly to a major surface of the semiconductor IC chip and having tips exposed on the surface of the resin package and provided with conductive elements to be connected to external circuits.
The resin-sealed semiconductor IC package has a size substantially equal to that of the semiconductor IC chip.
To achieve the second object, the present invention provides a method of fabricating a resin-sealed semiconductor integrated circuit package comprising a semiconductor IC chip, a resin package covering the semiconductor IC chip, and a lead frame supporting the semiconductor IC chip, and having a plurality of leads having leads partly exposed on the surface of a resin package, comprising a step of bending end portions of the leads in a direction perpendicular to the surface of the semiconductor IC chip so that the tips of the end portions are exposed.
Since the method bends the end portions of the leads, the resin-sealed semiconductor IC package can easily be fabricated by well-controlled processes so that the leads are partly exposed o the surface of the resin package by conventional press working or the like.
REFERENCES:
patent: 4989117 (1991-01-01), Hernandez
patent: 5302849 (1994-04-01), Cavasin
patent: 5530286 (1996-06-01), Murakami et al.
patent: 5583375 (1996-12-01), Tsubosaki et al.
patent: 5840599 (1998-11-01), Lamson et al.
patent: 5886404 (1999-03-01), You
patent: 5892280 (1999-04-01), Crane, Jr. et al.
patent: 5895969 (1999-04-01), Masuda et al.
patent: 6002167 (1999-12-01), Hatano et al.
patent: 6028365 (2000-02-01), Akram et al.
patent: 6060768 (2000-05-01), Hayashida et al.
patent: 1-232753 (1989-09-01), None
patent: 05-251585 (1993-09-01), None
patent: 06-097349 (1994-04-01), None
patent: 06-209069 (1994-07-01), None
patent: 06-236956 (1994-08-01), None
patent: 8-125066 (1996-05-01), None
patent: 08-306853 (1996-11-01), None
patent: 52-19971 (1997-02-01), None
patent: 09-162349 (1997-06-01), None
patent: 10-107198 (1998-04-01), None
patent: 10-189861 (1998-07-01), None
Cruz Lourdes
Cuneo Kamand
Oki Electric Industry Co. Ltd.
Volentine & Francos, PLLC
LandOfFree
SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGE, SEMICONDUCTOR... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGE, SEMICONDUCTOR..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGE, SEMICONDUCTOR... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3006246