Semiconductor integrated circuit including memory macro

Details Semiconductor integrated circuit including memory macro Semiconductor integrated circuit including memory macro

2007-11-30

2009-08-18

Britt, Cynthia (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Replacement of memory spare location, portion, or segment

C714S711000, C714S718000

Reexamination Certificate

active

07577882

ABSTRACT:
The present invention provides a semiconductor integrated circuit having area efficiency and repair efficiency improved by sharing a redundant memory macro among a plurality of SRAM macros. Each of the plurality of memory macros1A1and1A2includes a memory cell array1A-3connected to word lines WL1to WL32and bit lines and a redundant circuit that replaces a defective bit line of the memory cell array to a normal bit line and a redundant bit line BLA65and outputs defect information to a redundant signal line RA. The redundant memory macro2A includes a redundant memory cell array connected to redundant word lines and the redundant bit line, and a first word line connection circuit that connects a word line corresponding to a memory macro to be repaired and disconnects a word line corresponding to a normal memory macro from the redundant word line.

REFERENCES:
patent: 4660179 (1987-04-01), Aoyama
patent: 5017803 (1991-05-01), Yoshida
patent: 5257229 (1993-10-01), McClure et al.
patent: 5297085 (1994-03-01), Choi et al.
patent: 5416740 (1995-05-01), Fujita et al.
patent: 5491664 (1996-02-01), Phelan
patent: 5699307 (1997-12-01), Greason et al.
patent: 5870341 (1999-02-01), Lin et al.
patent: 5946246 (1999-08-01), Jun et al.
patent: 6066886 (2000-05-01), Egawa
patent: 6430094 (2002-08-01), Waller
patent: 6445627 (2002-09-01), Nakahara et al.
patent: 6639855 (2003-10-01), Furumochi
patent: 2001/0014030 (2001-08-01), Shimizu et al.
Sakurai, T. et al. “A low power 46 ns 256 kbit CMOS static RAM with Dynamic Double word line”. IEEE Journal of Solid-State Circuits. vol. 19, Issue 5, Oct. 1984, pp. 578-585.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit including memory macro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit including memory macro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit including memory macro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4136624