Semiconductor integrated circuit for minimizing a deviation...

Details Semiconductor integrated circuit for minimizing a deviation... Semiconductor integrated circuit for minimizing a deviation...

2006-11-13

2011-11-22

Suryawanshi, Suresh (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

C327S542000, C365S189090

Reexamination Certificate

active

08065535

ABSTRACT:
A semiconductor integrated circuit includes an external terminal input with an external power supply voltage, a plurality of field effect transistors connected between the external terminal and an internal power supply line and a control circuit input with potentials of spots where voltage drops from output points of the output transistors are substantially the same in the internal power supply line, and controlling the plurality of field effect transistors according to the potential being input.

REFERENCES:
patent: 5249155 (1993-09-01), Arimoto et al.
patent: 5917765 (1999-06-01), Morishita et al.
patent: 7102935 (2006-09-01), Miki et al.
patent: 2003-243538 (2003-08-01), None
patent: 2004-22647 (2004-01-01), None

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit for minimizing a deviation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit for minimizing a deviation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit for minimizing a deviation... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4254539