Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2003-05-21
2004-11-09
Nguyen, Cuong (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S382000, C257S368000
Reexamination Certificate
active
06815778
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor integrated circuit. More particularly, it is suitable for a CMOS semiconductor integrated circuit suited to implement a high-speed operation with a low electric power. In particular, it relates to a semiconductor integrated circuit which can be implemented with a small area and without increasing the number of photomasks.
2. Description of the Prior Art
Conventionally, in order to implement the high-speed operation with the low electric power, there has been proposed the following method. Electric potentials of substrates of NMOS and PMOS (i.e. P-well and N-well) in a CMOS integrated circuit are controlled at the time of operation or standby, and thus the threshold values are set to be the optimum values for the low voltage operation. For example, in Digest of Technical Papers, 1996 IEEE International Solid-State Circuits Conference, pp. 166-167, the following method has been presented. P-well and N-well electrodes are put far from transistors made in the respective wells.
SUMMARY OF THE INVENTION
The higher the transistor is operated, the larger the substrate current generated from the transistor during the operation becomes. Accordingly, except when the integrated circuit is operated at a lower speed anyway, at the time of the high-speed operation, the well potential at transistor position differs from the well potential at electrode position. This makes it impossible to obtain an optimum value for the well potential.
Assuming that the substrate current from each transistor is equal to 1 &mgr;A and 1000 units of transistors are operated simultaneously, the summation of the substrate currents becomes equal to 1 mA. Thus, if a resistance of each well is assumed to be 1 K&OHgr;, the resultant potential drop becomes equal to 1V. In spite of the fact that, judging from the present actual circumstance of the integrated circuit, these values are really ordinary and commonplace numerals, they bring about the potential variation of 1V. This potential variation gives rise to a variation of about 0.1 V to 0.3 V in the threshold voltage. Namely, there occurs the difference of such magnitude in the threshold value between the transistor in the proximity of the extracted electrode position and the transistor at the considerable distance therefrom. This condition causes the difference in the characteristics between both of the transistors, making it absolutely and utterly impossible to implement the high-speed operation.
Meanwhile, there has been known a method in which a line for providing a well potential is wired together with a power line and a ground line. In this case, the line permits the well potential to be extracted firmly and securely, thereby making the well potential remain constant regardless of the position. At this time, however, the layout of the both lines must be performed on an identical plane, which has necessitated a wide area.
Also, JP-A-10-154756 discloses a method in which a well potential line is wired with a diffusion layer and a power line is wired with a metal line layer. Unfortunately, the diffusion layer has a sheet resistance of about 10 &OHgr; even when a silicide is employed. This condition has increased a resistance of the line itself, placing a certain restriction onto the effect.
A problem that the present invention aims at solving is to implement a CMOS integrated circuit, which is allowed to operate at a high-speed with a low electric power by controlling a substrate bias, with a small area and without using extra photomasks.
In order to solve the above-described problem, in the present invention, a metal embedded in a contact hole is used as a line. For this purpose, contact holes having various types of configurations are formed. For example, a contact hole having a long and slim configuration is formed so as to electrically connect objects positioned away from each other. Even if a first metal line layer is made thinner or a metal such as tungsten with a comparatively high resistance is employed, the metal embedded in the contact hole is used as needed, thereby lowering and compensating for the high resistance resulting from the employment of the first metal line layer or tungsten. This compensation makes it possible to prevent the characteristic deterioration in the integrated circuit without increasing the number of the photomasks.
Moreover, the first metal line layer or the above-described metal embedded in the contact hole is used as the line for the well potential. Then, a second metal line layer is used as the line for the power supply or the ground potential, and the line for the power supply or the ground potential is wired in such a manner as to cover the metal line layer for the well potential. This makes it possible to form, while preventing increase in an area of the cell, a CMOS integrated circuit the substrate potential of which can be controlled. Also, at this time, a low resistance metal such as copper is used as the second metal line layer. This lowers a resistance of the power supply even further, resulting in an effect of enhancing the performance.
Also, the use of the above-described configuration of the lines makes the following possible. When DRAM cells are placed on the same chip, a bit line of the DRAM having a thin film thickness and a high resistance is made identical to the first metal line layer in the CMOS circuit. This condition permits the performances of the DRAM and CMOS circuit to be enhanced without increasing the number of the photomasks.
Explaining another aspect of the present invention, an integrated circuit device comprises: a MIS transistor formed in a substrate; a first line layer formed on the substrate; a second line layer formed on the first line layer; and a contact hole for electrically connecting two of a source, gate and drain of the MIS transistor, the first line layer and the second line layer, wherein when an X-Y plane is assumed on a surface of the substrate, configuration of projection onto the X-Y plane of the source, gate and drain of the MIS transistor, the first line layer or the second line layer which are connected by the contact hole has a non-overlapped portion.
Also, in another aspect, an integrated circuit device comprises: a MIS transistor formed in a substrate; a first line layer formed on the substrate; a second line layer formed on the first line layer; and a contact hole for electrically connecting two of a source, gate and drain of the MIS transistor, the first line layer and the second line layer, wherein when an X-Y plane is assumed on a surface of the substrate, configuration of projection onto the X-Y plane of contact portions at which said two of the source, gate and drain of the MIS transistor, the first line layer and the second line layer are connected by the contact hole has a non-overlapped portion.
Various types of conductors are embedded into the contact holes, thereby allowing the resistance to be adjusted. The first and second line layers are formed as metal line layers, thereby allowing the resistances to be lowered.
Also, an integrated circuit device comprises: a diffusion layer formed in a substrate; an intermediate layer formed on the substrate; a line layer formed on the intermediate layer; and a contact hole formed in the intermediate layer for electrically connecting the diffusion layer to the line layer, wherein when an X-Y plane is assumed on a surface of the substrate, configuration of projection onto the X-Y plane of a contact portion of the diffusion layer and the contact hole and configuration of projection onto the X-Y plane of a contact portion of the line layer and the contact hole have non-overlapped portions.
Also, an integrated circuit device comprises: a first line layer formed on a substrate; an intermediate layer formed on the first line layer; a second line layer formed on the intermediate layer; and a contact hole formed in the intermediate layer for electrically connecting the first line layer to the second line layer, wherein when an X-Y
Ikeda Shuji
Ishibashi Koichiro
Kuroda Kenichi
Wakimoto Harumi
Mattingly Stanger & Malur, P.C.
Nguyen Cuong
Renesas Technology Corp.
LandOfFree
Semiconductor integrated circuit device with connections... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device with connections..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device with connections... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3305644