Static information storage and retrieval – Read/write circuit – Bad bit
Patent
1999-07-19
2000-10-31
Hoang, Huan
Static information storage and retrieval
Read/write circuit
Bad bit
36523003, 36523006, G11C 700
Patent
active
061412694
ABSTRACT:
In an input buffer circuit, a second stage includes a BiNMOS non-inverter and a CMOS inverter, and a driver circuit includes BiNMOS push-pull circuits.
REFERENCES:
patent: 4566081 (1986-01-01), Ochii
patent: 4769561 (1988-09-01), Iwamura et al.
patent: 4827159 (1989-05-01), Naganuma
patent: 4982372 (1991-01-01), Matsuo
patent: 5019726 (1991-05-01), Guo
patent: 5146120 (1992-09-01), Kimura et al.
patent: 5204836 (1993-04-01), Reed
patent: 5255227 (1993-10-01), Haeffele
Sugano et al., "Design of CMOS VLSI", 1989, pp. 85-86 and 147-149.
Kertis et al., A 12-ns ECL I/O 256Kxl-bit SRAM Using a 1-.mu.m BiCMOS Technology, IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1048-1053.
Ohba et al., "A 7-ns 1-Mb BiCMOS ECL SRAM with Shift Redundancy", IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1991, pp. 507-512.
Ohbayashi Shigeki
Shiomi Toru
Hoang Huan
Mitsubishi Denki & Kabushiki Kaisha
LandOfFree
Semiconductor integrated circuit device using BiCMOS technology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device using BiCMOS technology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device using BiCMOS technology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2060951