Semiconductor integrated circuit device, storage medium on...

Details Semiconductor integrated circuit device, storage medium on... Semiconductor integrated circuit device, storage medium on...

2006-10-31

2006-10-31

Tran, Anh Q. (Department: 2819)

Electronic digital logic circuitry

Threshold

C326S036000, C326S031000

Reexamination Certificate

active

07129741

ABSTRACT:
This invention provides a storage medium on which there is stored a cell library to design a semiconductor integrated circuit to satisfy low power consumption and high speed operation and a design method using the cell library. The cell library is registered with at least two kinds of cells which are different in delay and power consumption while having the same function and the same shape. To satisfy the specification of the semiconductor integrated circuit, one cell is selected from at least two kinds of cells of the cell library.

REFERENCES:
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 4839820 (1989-06-01), Kinoshita et al.
patent: 5486774 (1996-01-01), Douseki et al.
patent: 5614847 (1997-03-01), Kawahara et al.
patent: 5636130 (1997-06-01), Salem et al.
patent: 5654898 (1997-08-01), Roetcisoender et al.
patent: 5774367 (1998-06-01), Reyes et al.
patent: 5818256 (1998-10-01), Usami
patent: 5822214 (1998-10-01), Rostoker et al.
patent: 5831864 (1998-11-01), Raghunathan et al.
patent: 5872716 (1999-02-01), Yano et al.
patent: 5880967 (1999-03-01), Jyu et al.
patent: 5898742 (1999-04-01), Van Der Werf
patent: 5983007 (1999-11-01), Agrawal
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 6006024 (1999-12-01), Guruswamy et al.
patent: 6009248 (1999-12-01), Sato et al.
patent: 6035106 (2000-03-01), Carruthers et al.
patent: 6038381 (2000-03-01), Munch et al.
patent: 6118309 (2000-09-01), Akamatsu et al.
patent: 6167554 (2000-12-01), Ishikawa et al.
patent: 6209122 (2001-03-01), Jyu et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6222410 (2001-04-01), Seno
patent: 6272668 (2001-08-01), Teene
patent: 05-218850 (1993-08-01), None
patent: 8-274620 (1996-10-01), None
patent: 9-45785 (1997-02-01), None
patent: 9-205148 (1997-08-01), None
patent: 9-319775 (1997-12-01), None
S. Mutoh et al, “1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS”, IEEE Journal of Solid-State Circuits, vol. 30, No. 8, Aug. 1995, pp. 847-854.
T. Sakata et al, “Subthreshold-Current Reduction Circuits for Multi-Gigabit DRAM's”, 1993 Symposium on VLSI Circuits Digest of Technical Papers, May 1993, pp. 45-46.
Uebel et al, “A Timing Model for VLSI CMOS Circuits Verification and Optimization”, 1994 IEEE International Symposium on Circuits and Systems, vol. 1, May 30, 1994, pp. 439-442.
Daga et al, “Delay Modelling Improvement for Low Voltage Applications”, Proceedings of European Design Automation Conference, Sep. 18, 1995, pp. 216-221.
Rofail et al, “Delay Time Sensitivity Analysis of Multi-Generation BiCMOS Digital Circuits”, IEEE Proceedings of Circuits, Devices and Systems, vol. 144, No. 2, Apr. 1997, pp. 60-67.
NA84035023, “Logic Signal Delay Circuit”, IBM Technical Disclosure Bulletin, vol. 26, No. 10A, Mar. 1984, pp. 5023-5025.
NB9001420, “Buffer Circuit with Delayed Rising or Falling Transition for Pulsewidth Skew Control”, IBM Technical Disclosure Bulletin, vol. 32, No. 8B, Jan. 1990, pp. 420-421.
NN87044929, “High Noise Immunity CMOS Driver”, IBM Technical Disclosure Bulletin, vol. 29, No. 11, Apr. 1987, pp. 4929-4930.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit device, storage medium on... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit device, storage medium on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device, storage medium on... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3714443