Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-01-30
2010-10-26
Rossoshek, Helen (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C327S156000, C327S333000, C327S534000
Reexamination Certificate
active
07823111
ABSTRACT:
A semiconductor integrated circuit design method includes a step (L) of providing layout information for laying out elements making up a logical circuit on a semiconductor substrate; a step (P) of providing logical circuit information; a step (a) of classifying logical circuits in response to the logical circuit propagation route of a signal based on the logical circuit information and a step (b) of isolating the logical circuits forming the route obtained in the classifying step (a) for each number of stages; a step (c) of classifying the elements making up the logical circuit according to substrate voltage for each number of stages of the logical circuit; and a layout correction step (d) of correcting the layout information so that each element with the larger stage number of the logical circuit is placed at a point closer to a substrate contact.
REFERENCES:
patent: 5270584 (1993-12-01), Koshikawa et al.
patent: 5590361 (1996-12-01), Iwamura et al.
patent: 6661274 (2003-12-01), Naka et al.
patent: 2004/0014268 (2004-01-01), Ishibashi et al.
patent: 2005/0005254 (2005-01-01), Hirano et al.
patent: 2009/0059646 (2009-03-01), Takahashi et al.
patent: 2009/0146703 (2009-06-01), Suda
patent: 3212915 (1991-09-01), None
patent: 11-068045 (1999-03-01), None
patent: 11-195976 (1999-07-01), None
Dai et al.; MOSIZ: a two-step transistor sizing algorithm based on optimal timing assignment method for multi-stage complex gates; Publication Year: 1989 ; Custom Integrated Circuits Conference, 1989., Proceedings of the IEEE 1989 pp. 17.3/1-17.3/4.
Kuroda, Tadahiro et al. “A High-Speed Low-Power 0.3um CMOS Gate Array with Variable Threshold Voltage (VT) Scheme.” Toshiba Corp., Kawasaki, Japan, IEEE 1996 Custom Integrated Circuits Conference, p. 53-56.
Miyazaki, Masayuki et al. “A 175mV Multiply-Accumulate Unit using an Adaptive Supply Voltage and Body Bias (ASB) Architecture.” MIT, Cambridge, MA. 2002 IEEE International Solid-State Circuits Conference.
McDermott Will & Emery LLP
Panasonic Corporation
Rossoshek Helen
LandOfFree
Semiconductor integrated circuit device, semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device, semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device, semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4199394