Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Patent
1997-05-30
1999-11-09
Niebling, John F.
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
438598, 438605, 438610, 438618, 438629, 438630, 438657, 438647, 438241, H01L 2144
Patent
active
059813695
ABSTRACT:
In a process for manufacturing a semiconductor integrated circuit device having a MISFET, in order that a shallow junction between the source/drain of the MISFET and a semiconductor substrate may be realized by reducing the number of heat treatment steps, all conductive films to be deposited on the semiconductor substrate are deposited at a temperature of 500.degree. C. or lower at a step after the MISFET has been formed. Moreover, all insulating films to be deposited over the semiconductor substrate are deposited at a temperature of 500.degree. C. or lower at a step after the MISFET has been formed.
REFERENCES:
patent: 4954214 (1990-09-01), Ho
patent: 5116780 (1992-05-01), Samata et al.
patent: 5378652 (1995-01-01), Samata et al.
patent: 5587338 (1996-12-01), Tseng
patent: 5717250 (1998-02-01), Schuele et al.
patent: 5854127 (1997-03-01), Pan
Aoki Hideo
Asano Isamu
Kajigaya Kazuhiko
Kumauchi Takahiro
Tadaki Yoshitaka
Hack Jonathan
Hitachi , Ltd.
Niebling John F.
LandOfFree
Semiconductor integrated circuit device and process for manufact does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device and process for manufact, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device and process for manufact will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1455256