Semiconductor integrated circuit device

Details Semiconductor integrated circuit device Semiconductor integrated circuit device

2007-09-25

2007-09-25

Pham, Long (Department: 2814)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C438S400000

Reexamination Certificate

active

10619039

ABSTRACT:
Interconnections are formed over an interlayer insulating film which covers MISFETQ1formed on the principal surface of a semiconductor substrate, while dummy interconnections are disposed in a region spaced from such interconnections. Dummy interconnections are disposed also in a scribing area. Dummy interconnections are not formed at the peripheries of a bonding pad and a marker. In addition, a gate electrode of a MISFET and a dummy gate interconnection formed of the same layer are disposed. Furthermore, dummy regions are disposed in a shallow trench element-isolation region. After such dummy members are disposed, an insulating film is planarized by the CMP method.

REFERENCES:
patent: 4506434 (1985-03-01), Ogawa et al.
patent: 4916087 (1990-04-01), Tateoka et al.
patent: 4916514 (1990-04-01), Nowak
patent: 4935800 (1990-06-01), Taguchi
patent: 5292689 (1994-03-01), Cronin et al.
patent: 5321304 (1994-06-01), Rostoker
patent: 5323049 (1994-06-01), Motonami
patent: 5361234 (1994-11-01), Iwasa et al.
patent: 5441915 (1995-08-01), Lee
patent: 5441916 (1995-08-01), Motonami
patent: 5442236 (1995-08-01), Fukazawa
patent: 5459093 (1995-10-01), Kuroda
patent: 5498565 (1996-03-01), Gocho et al.
patent: 5614445 (1997-03-01), Hirabayashi
patent: 5621241 (1997-04-01), Jain
patent: 5885856 (1999-03-01), Gilbert
patent: 5892277 (1999-04-01), Ikemizu et al.
patent: 5929528 (1999-07-01), Kinugawa
patent: 6077784 (2000-06-01), Wu et al.
patent: 6087733 (2000-07-01), Maxim et al.
patent: 6130139 (2000-10-01), Ukeda et al.
patent: 6171976 (2001-01-01), Cheng
patent: 6261883 (2001-07-01), Koubuchi et al.
patent: 6346736 (2002-02-01), Ukeda et al.
patent: 6433438 (2002-08-01), Koubuchi et al.
patent: 6664642 (2003-12-01), Koubuchi et al.
patent: 55-135837 (1980-10-01), None
patent: 01-149435 (1989-06-01), None
patent: 02-138757 (1990-05-01), None
patent: 2-504575 (1990-12-01), None
patent: 03-038043 (1991-02-01), None
patent: 03-071630-0 (1991-07-01), None
patent: 05-267460 (1993-10-01), None
patent: 05-275527 (1993-10-01), None
patent: 5275527 (1993-10-01), None
patent: 06-069201 (1994-03-01), None
patent: 6-125013 (1994-05-01), None
patent: 06-151768 (1994-05-01), None
patent: 06-216332 (1994-08-01), None
patent: 06-326106 (1994-11-01), None
patent: 7-74175 (1995-03-01), None
patent: 07-092838 (1995-04-01), None
patent: 08-288295 (1996-11-01), None
patent: 8314762 (1996-11-01), None
patent: 09-55421 (1997-02-01), None
patent: 923844 (1997-02-01), None
patent: 09-181159 (1997-07-01), None
patent: 9181159 (1997-07-01), None
patent: 2802455 (1998-07-01), None
patent: 1994-0009350 (1994-10-01), None
patent: 1996-0000962 (1996-05-01), None
patent: 1997-011056 (1997-07-01), None
patent: 1996-0043102 (1998-12-01), None
patent: WO 90/03046 (1990-03-01), None
patent: 9615552 (1996-05-01), None
patent: WO 96/15552 (1996-05-01), None
Lee, et al., “An Optimized Densification of the Filled Oxide for Quarter Micron Shallow Trench Isolation (STI)”, 1996, Symposium on VLSI Technology Digest of Technical Papers, pp. 158-159.
Office Action of Korean Application No. 10-1998-0010428 dated Jan. 31, 2005 with English language translation.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3727678