Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Input noise margin enhancement
Reexamination Certificate
2006-10-17
2006-10-17
Barnie, Rexford (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Input noise margin enhancement
C326S030000, C326S031000, C326S032000, C326S033000, C326S034000
Reexamination Certificate
active
07123045
ABSTRACT:
When an output voltage output from a buffer approaches a ground voltage, a MOS transistor turns off, so that clamp for a gate of the MOS transistor is released.
REFERENCES:
patent: 4818901 (1989-04-01), Young et al.
patent: 4918336 (1990-04-01), Graham et al.
patent: 5426376 (1995-06-01), Wong et al.
patent: 5610537 (1997-03-01), Hastings
patent: 6236248 (2001-05-01), Koga
patent: 11-046120 (1999-02-01), None
patent: 2001-053558 (2001-02-01), None
Doi Mikiya
Nakata Kenichi
Arent & Fox PLLC
Barnie Rexford
Rohm & Co., Ltd.
White Dylan
LandOfFree
Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3616072