Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2003-07-08
2004-11-16
Nguyen, Viet Q. (Department: 2818)
Static information storage and retrieval
Addressing
Sync/clocking
C327S158000, C327S156000, C327S291000
Reexamination Certificate
active
06819626
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor integrated circuit device. More particularly, the invention relates to technology that can be effectively utilized for a semiconductor integrated circuit device having a clock-generating circuit for generating clock signals corresponding to clock signals supplied through an external terminals, and that can be effectively utilized chiefly for a synchronous dynamic RAM (random access memory).
2. Prior Art
As a semiconductor integrated circuit device having a digital circuit that operates on clock signals supplied through an external terminal, there has been known a DLL (delay locked loop) which is a circuit for bringing the clock signals supplied through the external terminal into synchronism with the internal clock signals to increase the frequency of the clock signals while preventing reduction in the timing margin caused by a delay relative to the clock signals supplied to the internal circuit. The DLL is constituted by a variable delay circuit for varying the amount of delay and a control circuit for controlling the amount of delay. The phase-synchronizing circuits have been disclosed in Japanese Patent Laid-Open Nos. 90666/1990, 55145/1999 and 171774/1998.
SUMMARY OF THE INVENTION
As a variable delay circuit for the DLL, there can be contrived a digital variable delay circuit for varying the amount of delay by changing over the number of stages of the circuit and an analog variable delay circuit for varying the amount of delay by changing the drive current to the delay element or by changing the load. As the circuit for controlling the amount of delay of the analog DLL by using the analog variable delay circuit, further, there can be contrived a circuit of the digital system that executes a digital control operation and a circuit of the analog system which uses a charge pump or the like. Performances of the DLLs based on the combinations of the circuits can be roughly classified as follows:
(1) Digital control digital DLL: consumes a large amount of power, precision is low, short lock-in cycle, intermediate immunity to noise.
(2) Digital control analog DLL: consumes a large amount of power, precision is high, short lock-in cycle, intermediate immunity to noise.
(3) Analog control analog DLL: consumes a small amount of power, precision is high, long lock-in cycle, poor immunity to noise.
The above-mentioned three kinds of DLLs have their features as described above, and an analog control analog DLL is arrived at if power consumption and precision are pursued. However, the analog control DLL has defects of a long lock-in cycle and relatively poor immunity to noise. Even in the digital control DLL, the variable delay circuit is affected by noise; i.e., immunity to noise is not so good, and improving this defect is meaningful. In the analog control circuit, the control circuit, too, is affected by noise and it is estimated that immunity to noise is poorer than that of the digital control circuit.
In a semiconductor integrated circuit device in which the internal digital circuit is operated by clock signals supplied through an external terminal as represented by a synchronous DRAM (dynamic random access memory), it is expected that input/output operation for the band width, i.e., for the data will be demanded in the future. Thus, there remains a room for improvement for the DLL of either system in connection with the precision, immunity to noise and lock-in cycle.
This invention provides a semiconductor integrated circuit device equipped with a DLL realizing a stable clock-generating operation. The invention further provides a semiconductor integrated circuit device equipped with a clock-generating circuit that uses a DLL of a high precision and of a low power consumption. The invention further provides a semiconductor integrated circuit device equipped with a clock-generating circuit constituted by using a DLL which shortens the lock-in cycle yet maintaining a high precision and consuming a small amount of electric power. The above and other objects as well as novel features of the present invention will become obvious from the description of the specification and the accompanying drawings.
Representative examples of the invention disclosed in this application will now be briefly described. That is, the invention is concerned with a clock-generating circuit for forming internal clock signals by comparing a signal obtained by delaying, through a variable delay circuit, an input clock signal input through an external terminal with the input clock signal through a phase comparator circuit, and so controlling the delay time of the variable delay circuit that they are brought into agreement with each other, wherein the clock-generating circuit and an internal circuit to be operated by the clock signals formed thereby are formed on a common semiconductor substrate, and an element-forming region in which the clock-generating circuit is formed is electrically isolated from an element-forming region in which the digital circuit is constituted on the semiconductor substrate relying upon the element-isolation technology.
Another representative example of the invention disclosed in this application will be briefly described next.
That is, the invention is concerned with a clock-generating circuit for forming internal clock signals by comparing a signal obtained by delaying, through a variable delay circuit, an input clock signal input through an external terminal with the input clock signal through a phase comparator circuit, and so controlling the delay time of the variable delay circuit that they are brought into agreement with each other, wherein the clock-generating circuit and an internal circuit to be operated by the clock signals formed thereby are formed on a common semiconductor substrate, and an operation voltage is applied to the clock-generating circuit by using a dedicated bonding pad and a lead different from those of the power source passage that applies an operation voltage to the internal circuit.
A further representative example of the invention disclosed in this application will be briefly described next.
That is, the invention is concerned with a clock-generating circuit for forming internal clock signals by comparing a signal obtained by delaying, through a variable delay circuit, an input clock signal input through an external terminal with the input clock signal through a phase comparator circuit, and so controlling the delay time of the variable delay circuit that they are brought into agreement with each other, wherein the control circuit so controls the variable delay circuit as to return the amount of delay back in the reverse direction at a moment when the variable delay time has exceeded a target value.
REFERENCES:
patent: 5619148 (1997-04-01), Guo
patent: 5754838 (1998-05-01), Shibata et al.
patent: 5883534 (1999-03-01), Kondoh et al.
patent: 5926053 (1999-07-01), McDermott et al.
patent: 5936441 (1999-08-01), Kurita
patent: 5953284 (1999-09-01), Baker et al.
patent: 6069508 (2000-05-01), Takai
patent: 6081142 (2000-06-01), Douchi et al.
patent: 6157688 (2000-12-01), Tamura et al.
patent: 6166990 (2000-12-01), Ooishi et al.
patent: 6172537 (2001-01-01), Kanou et al.
patent: 6191632 (2001-02-01), Iwata
patent: 6194932 (2001-02-01), Takemae et al.
patent: 6222406 (2001-04-01), Noda et al.
patent: 6222792 (2001-04-01), Hanzawa et al.
patent: 6269051 (2001-07-01), Funaba et al.
patent: 6281725 (2001-08-01), Hanzawa et al.
patent: 6313674 (2001-11-01), Akita et al.
patent: 6336901 (2002-01-01), Itonaga et al.
patent: 6373303 (2002-04-01), Akita
patent: 6377511 (2002-04-01), Okuda et al.
patent: 6400643 (2002-06-01), Setogawa
patent: 6417715 (2002-07-01), Hamamoto et al.
patent: 6452859 (2002-09-01), Shimano et al.
patent: 6463008 (2002-10-01), Okuda et al.
patent: 6518813 (2003-02-01), Usui
patent: 6594197 (2003-07-01), Okuda et al.
patent: 6603687 (2003-08-01), Jun et al.
patent: 6621352 (2003-09-01), Matsumoto et al.
patent: 6703879 (2004-03-01), Okuda et al.
Kokubo Masaru
Miyashita Hiroki
Nakagome Yoshinobu
Okuda Yuichi
Yahata Hideharu
Miles & Stockbridge P.C.
Nguyen Viet Q.
Renesas Technology Corp.
LandOfFree
Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3278353