Active solid-state devices (e.g. – transistors – solid-state diode – Test or calibration structure
Reexamination Certificate
2011-08-30
2011-08-30
Coleman, W. David (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Test or calibration structure
C327S534000
Reexamination Certificate
active
08008659
ABSTRACT:
A substrate bias is controlled such that a leakage current is minimum. A semiconductor integrated circuit device comprises a leakage detecting circuit which detects a leakage current by using leakage detecting MOSFETs, a control circuit which generates a control signal depending on an output from the leakage detecting circuit, a substrate bias generating circuit which changes a substrate bias depending on the control signal, and a controlled circuit including a MOSFET having the same characteristics as that of each of the leakage detecting MOSFETs. The leakage detecting circuit detects a substrate leakage current which includes as the substrate bias becomes deep and a subthreshold leakage current which decreases as the substrate bias becomes deep. A control signal is transmitted to the substrate bias generating circuit such that the substrate bias is made deep when the substrate leakage current is smaller than the subthreshold leakage current and such that the substrate bias is made shallow when the substrate leakage current is larger than the subthreshold leakage current.
REFERENCES:
patent: 5834967 (1998-11-01), Kuroda et al.
patent: 6097113 (2000-08-01), Teraoka et al.
patent: 6100751 (2000-08-01), De et al.
patent: 7138851 (2006-11-01), Sumita et al.
patent: 03-228360 (1991-10-01), None
patent: 6-139779 (1994-05-01), None
patent: 07-254685 (1995-10-01), None
patent: 8-17033 (1996-02-01), None
patent: 09-186565 (1997-07-01), None
patent: 09-214322 (1997-08-01), None
patent: 10-289580 (1998-10-01), None
patent: 2902804 (1999-03-01), None
patent: 2000-357962 (2000-12-01), None
patent: 3184265 (2001-04-01), None
patent: 2002-076873 (2002-03-01), None
patent: 2004-165649 (2004-06-01), None
patent: 2005-197411 (2005-07-01), None
patent: 2005-339590 (2005-12-01), None
patent: WO 03/094235 (2003-11-01), None
patent: WO 2004/030191 (2004-04-01), None
C. Neau, et al.; “Optimal Body Bias Selection for Leakage Improvement and Process Compensation Over Different Technology Generations”; Low Power Electronics and Design, 2003; ISLPED '03; Proceedings of the 2003 International Symposium on Aug. 25-27, 2003; Seoul, Korea; pp. 116-121.
Ikenaga Yoshifumi
Nomura Masahiro
Takeda Koichi
Coleman W. David
NEC Corporation
Sughrue & Mion, PLLC
LandOfFree
Semiconductor integrated circuit device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2627583