Semiconductor integrated circuit designing method and system...

Details Semiconductor integrated circuit designing method and system... Semiconductor integrated circuit designing method and system...

2011-04-12

2011-04-12

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S111000, C716S136000, C716S119000

Reissue Patent

active

RE042294

ABSTRACT:
A method for designing a semiconductor integrated circuit is provided which comprises compacting a design layout of a semiconductor integrated circuit on the basis of a given design rule to obtain a compacted pattern, predicting a pattern to be formed at a surface area of a wafer for forming the semiconductor integrated circuit on the basis of the compacted pattern, obtaining an evaluated value by comparing the predicted pattern with the compacted pattern, deciding whether the evaluated value satisfies a predetermined condition, and modifying the design rule when the evaluated value is decided as not satisfying the predetermined condition.

REFERENCES:
patent: 5416722 (1995-05-01), Edwards
patent: 5682323 (1997-10-01), Pasch et al.
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 6006024 (1999-12-01), Guruswamy et al.
patent: 6077310 (2000-06-01), Yamamoto et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6289499 (2001-09-01), Rieger et al.
patent: 6343370 (2002-01-01), Taoka et al.
patent: 6425117 (2002-07-01), Pasch et al.
patent: 6470489 (2002-10-01), Chang et al.
patent: 6576147 (2003-06-01), Mukai
patent: 6578190 (2003-06-01), Ferguson et al.
patent: 6691297 (2004-02-01), Misaka et al.
patent: 7103870 (2006-09-01), Misaka et al.
patent: 7181707 (2007-02-01), Kotani et al.
patent: 7404165 (2008-07-01), Misaka et al.
patent: 2004/0107410 (2004-06-01), Misaka et al.
patent: 2005/0289500 (2005-12-01), Misaka et al.
patent: 3-108738 (1991-05-01), None
patent: 8-287959 (1996-11-01), None
patent: 2854551 (1998-11-01), None
patent: 2000-182921 (2000-06-01), None
patent: 1996-35135 (1996-10-01), None
patent: 1999-62811 (1999-07-01), None
John L. Nistler et al., “Large Area Optical Design Rule Checker for Logic PSM Application,” SPIE vol. 2254 Photomask and X-Ray Mask Technology (1994), pp. 78-83.
Chaitali Sengupta et al., “An Integrated CAD Framework Linking VLSI Layout Editors and Process Simulators,” SPIE vol. 2726, (1996) pp. 244-253.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit designing method and system... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit designing method and system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit designing method and system... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2726429