Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2007-08-07
2007-08-07
Thai, Tuan V. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S003000, C711S100000, C711S154000, C365S230050
Reexamination Certificate
active
11641808
ABSTRACT:
To enhance the speed of first access (read access different in word line from the previous access) to a multi-bank memory, multi-bank memory macro structures are used. Data are held in a sense amplifier for every memory bank. When access is hit to the held data, data latched by the sense amplifier are output to thereby enhance the speed of first access to the memory macro structures. Namely, each memory bank is made to function as a sense amplifier cache. To enhance the hit ratio of such a sense amplifier cache more greatly, an access controller self-prefetches the next address (an address to which a predetermined offset has been added) after access to a memory macro structure so that data in the self-prefetched address are preread by a sense amplifier in another memory bank.
REFERENCES:
patent: 4445177 (1984-04-01), Bratt et al.
patent: 4937781 (1990-06-01), Lee et al.
patent: 5390308 (1995-02-01), Ware et al.
patent: 5404338 (1995-04-01), Murai et al.
patent: 5619676 (1997-04-01), Fukuda et al.
patent: 5649144 (1997-07-01), Gostin et al.
patent: 5706244 (1998-01-01), Shimizu
patent: 5742841 (1998-04-01), DeRoo et al.
patent: 5774409 (1998-06-01), Yamazaki et al.
patent: 5828615 (1998-10-01), Mukunoki et al.
patent: 5890207 (1999-03-01), Sne et al.
patent: 5890219 (1999-03-01), Scaringella et al.
patent: 5999480 (1999-12-01), Ong et al.
patent: 6067265 (2000-05-01), Mukunoki et al.
patent: 6094370 (2000-07-01), Takashima
patent: 6098109 (2000-08-01), Kotzur et al.
patent: 6108015 (2000-08-01), Cross
patent: 6118724 (2000-09-01), Higginbottom
patent: 6145027 (2000-11-01), Seshan et al.
patent: 6173356 (2001-01-01), Rao
patent: 6263390 (2001-07-01), Alasti et al.
patent: 6282145 (2001-08-01), Tran et al.
patent: 6285626 (2001-09-01), Mizuno et al.
patent: 6311234 (2001-10-01), Seshan et al.
patent: 6317364 (2001-11-01), Guterman et al.
patent: 6329997 (2001-12-01), Wu et al.
patent: 6401176 (2002-06-01), Fadavi-Ardekani et al.
patent: 6469948 (2002-10-01), Mizuno et al.
patent: 6480424 (2002-11-01), Issa
patent: 0-639835 (1995-02-01), None
patent: 5-12110 (1993-01-01), None
patent: 10-65124 (1998-03-01), None
Ayukawa Kazushige
Kanno Yusuke
Miura Seiji
Mizuno Hiroyuki
Satoh Jun
Mattingly, Stanger Malur & Brundidge PC
Renesas Technology Corp.
Thai Tuan V.
LandOfFree
Semiconductor integrated circuit and data processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit and data processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and data processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3881591