Semiconductor integrated circuit and construction using...

Details Semiconductor integrated circuit and construction using... Semiconductor integrated circuit and construction using...

2006-05-31

2008-10-21

Cho, James H. (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S101000, C716S030000

Reexamination Certificate

active

07439767

ABSTRACT:
A semiconductor integrated circuit having a first cell row including a plurality of cells disposed in a row direction, each cell having a prescribed cell width in the row direction and at least one input pin provided at a prescribed location in the row direction; and a second cell row that includes a plurality of cells substantially identical in shape to cells of the first row and is parallel to the first cell row, wherein the second cell row is displaced in the row direction relative to the first cell row so that each cell in the second cell row is out of alignment with a corresponding cell in the first cell row.

REFERENCES:
patent: 2004/0243966 (2004-12-01), Dellinger
patent: 10-313060 (1998-11-01), None

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit and construction using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit and construction using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and construction using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3994337