Semiconductor integrated circuit

Details Semiconductor integrated circuit Semiconductor integrated circuit

1999-01-05

2000-04-11

Santamauro, Jon

Electronic digital logic circuitry

Function of and, or, nand, nor, or not

Field-effect transistor

326121, H03K 190948

Patent

active

060492325

ABSTRACT:
For the relation between the first and second pass-transistor circuits (PT1, PT2), the output signal of the preceding-stage is supplied to the gate of the succeeding-stage, and for the relation between the second and third pass-transistor circuits (PT2, PT3), the output signal of the preceding-stage is supplied to the source-drain path of the succeeding-stage. The first pass-transistor circuit (PT1) receives on its first input node (In1) and second input node (In2) the first input signal and the second input signal that are logically independent from each other. This logic circuit requires a smaller number of transistors and is capable of reducing the power consumption and delay and accomplishing an intricate logic function.

REFERENCES:
patent: 4477904 (1984-10-01), Thorsrud
patent: 4541067 (1985-09-01), Whitaker
patent: 5144582 (1992-09-01), Steele
patent: 5200907 (1993-04-01), Tran
patent: 5528177 (1996-06-01), Sridhar et al.
patent: 5581202 (1996-12-01), Yano et al.
patent: 5923189 (1999-07-01), Sasaki et al.
IEEE Journal of Solid-State Circuits, vol. SC-22, No. 2, Apr. 1987, "CMOS Differential Pass-Transistor Logic Design", Pasternak et al, pp. 216-222.
IEEE Journal of Solid-State Circuits, vol. SC-25, No. 2, Apr. 1990, "A 3.8-ns CMOS 16.times.16-b Multiplier Using Complementary Pass-Transistor Logic", Yano et al, pp. 388-395.
IEEE 1994 Custom Integrated Circuits Conference, 1994 Digest, "Lean Integration: Achieving a Quantum Leap in Performance and Cost of Logic LSIs", Yano et al, pp. 603-306.
Proceedings of the 1994 Autumn Convention of the Institute of Electronics, Information and Communication Engineers of Japan, Edition of Fundamentals and Interfaces, p. 64.
IEEE Transactions on Computers, vol. C-35, No. 8, Aug. 1986, "Graph-Based Algorithms for Boolean Function Manipulation", R. Bryant, pp. 677,691.
Y. Sasaki et al, "Multi-Level Pass-Transistor Logic for Low-Power ULSIs", Digest of Technical Papers of IEEE 1995 Symposium on Low Power Electronics, 1995, pp. 14-15.

Affiliated with

Also associated with

Rating

Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1179654