Static information storage and retrieval – Systems using particular element – Flip-flop
Reexamination Certificate
2011-03-15
2011-03-15
Le, Thong Q (Department: 2827)
Static information storage and retrieval
Systems using particular element
Flip-flop
C365S189030, C365S189140, C365S221000
Reexamination Certificate
active
07907438
ABSTRACT:
In a semiconductor integrated circuit having a register file of a multiport configuration, a first holding circuit20A is dedicated to a first functional block having one first write port section21AW and two first read port sections21AR1and21AR2. A second holding circuit30B is dedicated to a second functional block having one second write port section31AW and one second read port section31BR. When it is necessary to read data held in the first holding circuit20A from the second read port section31BR, for example, a data interchange operation is performed as follows. After the data of the second holding circuit30B is latched in a latch circuit40, the data of the first holding circuit20A is transferred to the second holding circuit30B, and then the data of the second holding circuit30B latched in the latch circuit40is transferred to the first holding circuit20A. Thus, the area necessary to provide a register file is significantly reduced.
REFERENCES:
patent: 4942521 (1990-07-01), Hanawa et al.
patent: 4947373 (1990-08-01), Yamaguchi et al.
patent: 5007051 (1991-04-01), Dolkas et al.
patent: 5043878 (1991-08-01), Ooi
patent: 5043935 (1991-08-01), Taniai et al.
patent: 5434818 (1995-07-01), Byers et al.
patent: 5477489 (1995-12-01), Wiedmann
patent: 5959931 (1999-09-01), Ueda
patent: 6317367 (2001-11-01), Sample et al.
patent: 6430083 (2002-08-01), Lu et al.
patent: 6608775 (2003-08-01), Lu et al.
patent: 6611904 (2003-08-01), Uguen
patent: 6614710 (2003-09-01), Song et al.
patent: 6795368 (2004-09-01), Iwahashi et al.
patent: 7170812 (2007-01-01), Nii
patent: 7394717 (2008-07-01), Hidaka
patent: 2002/0006072 (2002-01-01), Kunikiyo
patent: 2002/0060938 (2002-05-01), Song et al.
patent: 2004/0246805 (2004-12-01), Nii
patent: 5-334267 (1993-12-01), None
patent: 6-60656 (1994-03-01), None
patent: 9-198870 (1997-07-01), None
patent: 11-175394 (1999-07-01), None
Nose et al., “Optimization of VDDand VTHfor Low-Power and High-Speed Applications”, ASPDAC.00, pp. 469-474, Jan. 2000.
Le Thong Q
McDermott Will & Emery LLP
Panasonic Corporation
LandOfFree
Semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2695962