Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Patent
1997-09-16
1998-12-29
Swann, Tod R.
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
348571, G06F 1300
Patent
active
058546367
ABSTRACT:
A semiconductor integrated circuit having a two-dimensional array (MAR) and a parallel data transfer circuit (TRC) for transferring from the array data read out in parallel through data lines, in parallel to a processing circuit group (PE) by selecting the word lines of the two-dimensional memory array. The processing circuit group executing processing operations in parallel by using the data transferred from the parallel data transfer circuit. Each of the processing circuits having access to a plurality of series word lines and the data lines of the two-dimensional array through the parallel data transfer circuits. The arrangement of the parallel data transfer circuits allowing for an overlap range wherein data from each of the data lines of the memory array is available to more than one of the parallel data transfer circuits. Since the data lines of the two-dimensional memory array have the overlapped range, convolution processing operations or the like can be executed in parallel for the two-dimensional data stored in the two-dimensional memory array in a high parallelism and at a high speed.
REFERENCES:
patent: 4298950 (1981-11-01), Smith, Jr.
patent: 4550437 (1985-10-01), Kobayashi et al.
patent: 4635292 (1987-01-01), Mori et al.
patent: 4733376 (1988-03-01), Ogawa
patent: 4970688 (1990-11-01), Minagawa et al.
patent: 5163100 (1992-11-01), Mathieu et al.
patent: 5321510 (1994-06-01), Childers et al.
patent: 5524075 (1996-06-01), Rousseau et al.
Kobayashi, Yoshiki, et al. "A BiCMOS Image Signal Processor with Line Memories," ISSCC Digest of Technical Papers, Feb. 1987, pp. 182-183. (provided in English).
Ishikura Kazuo
Kiuchi Atsushi
Nakagawa Tetsuya
Nakagome Yoshinobu
Watanabe Takao
Chow Christopher S.
Hitachi , Ltd.
Swann Tod R.
LandOfFree
Semiconductor IC with a plurality of processing circuits which r does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor IC with a plurality of processing circuits which r, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor IC with a plurality of processing circuits which r will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1427673