Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor
Reexamination Certificate
2009-09-17
2011-12-06
Clark, Jasmine (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
C257S620000, C257S623000, C257SE33006
Reexamination Certificate
active
08072044
ABSTRACT:
Methods for singulating a semiconductor wafer into a plurality of individual dies that contain lateral edges or sidewalls and the semiconductor dies formed from these methods are described. The dies are formed from methods that use a front to back photolithography alignment process to form a photo-resist mask and an anisoptropic wet etch in an HNA and/or a TMAH solution on the backside of the wafer through the photoresist mask to form sloped sidewalls and/or textures. The conditions of the TMAH etching process can be controlled to form any desired combination of rough or smooth sidewalls. Thus, the dies formed have a Si front side with an area larger than the Si backside area and sidewalls or lateral edges that are not perpendicular to the front or back surface of the die. Other embodiments are also described.
REFERENCES:
patent: 4142893 (1979-03-01), Adlerstein et al.
patent: 4670770 (1987-06-01), Tai
patent: 4729971 (1988-03-01), Coleman
patent: 5119171 (1992-06-01), Lesk et al.
patent: 5201987 (1993-04-01), Hawkins et al.
patent: 5313092 (1994-05-01), Tsuruta et al.
patent: 5597767 (1997-01-01), Mignardi et al.
patent: 5851928 (1998-12-01), Cripe et al.
patent: 5904546 (1999-05-01), Wood et al.
patent: 5952725 (1999-09-01), Ball
patent: 5998875 (1999-12-01), Bodo et al.
patent: 6271102 (2001-08-01), Brouillette et al.
patent: 6498074 (2002-12-01), Siniaguine et al.
patent: 6573156 (2003-06-01), Wang et al.
patent: 6642127 (2003-11-01), Kumar et al.
patent: 6664129 (2003-12-01), Siniaguine
patent: 6759745 (2004-07-01), Masumoto et al.
patent: 6777267 (2004-08-01), Ruby et al.
patent: 6818998 (2004-11-01), Kwon et al.
patent: 6841414 (2005-01-01), Hu et al.
patent: 6849523 (2005-02-01), Chao et al.
patent: 7084488 (2006-08-01), Thornton et al.
patent: 7335576 (2008-02-01), David et al.
patent: 7482251 (2009-01-01), Paulsen et al.
patent: 7514291 (2009-04-01), Akram
patent: 7521798 (2009-04-01), Adkisson et al.
patent: 2004/0232524 (2004-11-01), Howard et al.
patent: 2006/0068567 (2006-03-01), Beyne et al.
patent: 2006/0292827 (2006-12-01), Condie et al.
Phing-Hei Chen, The Characteristic Behavior of TMAH Water Solution for Anisotropic Etching on Both Silicon Substrate and SiO2 Layer, Sensors and Actuators,2001, 132-137, A 93.
U.S. Appl. No. 12/103,878, filed Apr. 16, 2008, Hendricks et al.
Dikshit Rohit
Gruenhagen Michael D.
Clark Jasmine
Fairchild Semiconductor Corporation
Horton Kenneth E.
Kirton & McConkie
LandOfFree
Semiconductor die containing lateral edge shapes and textures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor die containing lateral edge shapes and textures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor die containing lateral edge shapes and textures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4315826