Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1994-09-19
1997-11-25
Monin, Donald
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257393, 257903, H01L 2702
Patent
active
056915594
ABSTRACT:
A semiconductor device having an integrated circuit with high density load elements in memory cells forming a memory array wherein the load elements are either of the active (e.g., TFTs) or passive (e.g., resistance) type and designed so that the connection path between these elements and active element domains is extended to be longer within the same or smaller scale of the memory cell configuration. For this purpose, the connection path may be made to meander to provide for greater length, i.e., extend in one direction and then another within a single memory cell configuration. This further creates additional space for extending the resistance value of the active or passive load element which, in turn, permits a reduction in drain current, i.e., current consumption, during operational conditions of the memory cells or other circuits. The design further provides for improved mask alignment accuracy since the load element is completely constructed within a planar extent of the memory cell so that predetermined lengths of the element and predetermined, desired resistance levels can be achieved and maintained without concern for resistance level changes due to subsequent integrated circuit processing and contaminate migration.
REFERENCES:
patent: 4805147 (1989-02-01), Yamanaka et al.
patent: 4814841 (1989-03-01), Masuoka et al.
patent: 4853894 (1989-08-01), Yamanaka et al.
patent: 5057898 (1991-10-01), Adan et al.
patent: 5107322 (1992-04-01), Kimura
patent: 5157474 (1992-10-01), Ochii
patent: 5336916 (1994-08-01), Chan et al.
patent: 5349206 (1994-09-01), Kimura
Yamanaka et al., "A 25.mu.m.sup.2, New Poly-Si PMOS Load (PPL) SRAM Cell Having Excellent Soft Error Immunity," IED M 1988, pp. 48-51.
Y. Sakai, "CMOS-SRAM Process Device Technology", 28th Semiconductor Training Course, Institute of Electronics, Information & Communication Engineers, pp. 69-114, Aug. 1987.
N. Tamba et al., "An 8ns 256K Bi CMOS RAM", 1988 IEEE International Solid State Circuits Conference, pp. 184-185, Feb. 18, 1988.
T. Yamanaka et al., "A 25 .mu. m.sup.2, New Poly-Si PMOS Load (PPL) SRAM Cell Having Excellent Error Immunity", IEDM 88, pp. 48-51, 1988.
H. Shimada et al., "18 ns 1 Mbit CMOS SRAM", 1988 Conference of Electronics, Information & Communication Engineers, pp. 23-28, May 26, 1988.
A. Hirose et al., "1 Mbit CMOS SRAM", Mitsubishi Electronics Technical Report, vol. 62(6), pp. 81-84, Jun. 25, 1988.
T. Kamatsu et al., "35 ns 1 Mbit CMOS SRAM", 1987 Conference of Institute of Electronics, Information & Communication Engineers, pp. 43-48, Apr. 21, 1987.
"The Advent of IM SRAM", Nikkei Microdevices, pp. 53-56, Mar. 1987.
T. Wada, et al. "14 ns 1Mbit CMOS SRAM", 1988 Conference of Institute of Electronics, Information & Communication Engineers, pp. 29-35, May 26, 1988.
Monin Donald
Seiko Epson Corporation
LandOfFree
Semiconductor devices with load elements does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor devices with load elements, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices with load elements will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2109239