Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2011-06-14
2011-06-14
Jackson, Jr., Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S383000, C257S758000, C257S773000, C257S774000, C257S775000, C257SE23145, C257SE23151
Reexamination Certificate
active
07960797
ABSTRACT:
A semiconductor device structure includes staggered contacts to facilitate small pitches between active-device regions and conductive lines while minimizing one or both of misalignment during fabrication of the contacts and contact resistance between sections of the contacts. The contacts of one row communicate with every other active-device region and are staggered relative to the contacts of another row, which communicate with the remaining active-device regions. Each contact may include a relatively large contact plug with a relatively large upper surface to provide a relatively large amount of tolerance as a contact hole for an upper portion of the contact that is formed. The contact holes may be formed substantially simultaneously with trenches for conductive traces, such as bit lines, in a dual damascene process. Intermediate structures are also disclosed, as are methods for designing semiconductor device structures.
REFERENCES:
patent: 4267632 (1981-05-01), Shappir
patent: 5827776 (1998-10-01), Bandyopadhyay et al.
patent: 6016000 (2000-01-01), Moslehi
patent: 6392299 (2002-05-01), Gayet
patent: 6528368 (2003-03-01), Park
patent: 6562695 (2003-05-01), Suzuki et al.
patent: 6617211 (2003-09-01), Niuya
patent: 6690053 (2004-02-01), Amo et al.
patent: 2002/0134997 (2002-09-01), Ito et al.
patent: 2004/0183113 (2004-09-01), Park et al.
patent: 2005/0098814 (2005-05-01), Hideki
patent: 2005/0245026 (2005-11-01), Kim et al.
patent: 2007/0049035 (2007-03-01), Tran
patent: 2007/0241378 (2007-10-01), Aritome
Austin et al., 6 nm half-pitch lines and 0.04 .mu.mΛ2 static random access memory patterns by nanoimprint lithography, May 12, 2005, Nanotechnology, 16, 1058-1061.
“Damascene: Optimized Etch Stop Structure and Method,” IBM Technical Disclosure Bulletin, IBM Corp., New York, U.S., vol. 36, No. 11 (Nov. 1993), p. 649.
“Displaced Metal Conductor,” IBM Technical Disclosure Bulletin, IBM Corp., New York, U.S. vol. 36, No. 11 (Nov. 1993), pp. 599-602.
International Search Report dated Apr. 17, 2008, for International Application No. PCT/US2007/076970 (4 pages).
PCT Written Opinion for International Application No. PCT/US2007/076970, mailed Apr. 17, 2008.
PCT International Search Report on Patentability for International Application No. PCT/US2007/076970, issued Mar. 3, 2009.
Kim Hyuntae
Lee John K.
Stocks Richard L.
Tran Luan
Chen Yu
Jackson, Jr. Jerome
Micro)n Technology, Inc.
TraskBritt
LandOfFree
Semiconductor devices including fine pitch arrays with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor devices including fine pitch arrays with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices including fine pitch arrays with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2673709