Active solid-state devices (e.g. – transistors – solid-state diode – Physical configuration of semiconductor – With electrical contact in hole in semiconductor
Reexamination Certificate
2008-03-03
2011-11-15
Nguyen, Ha Tran T (Department: 2829)
Active solid-state devices (e.g., transistors, solid-state diode
Physical configuration of semiconductor
With electrical contact in hole in semiconductor
C257S696000, C257S774000, C257SE23145, C438S667000, C438S672000, C438S675000
Reexamination Certificate
active
08058707
ABSTRACT:
Semiconductor devices having redundant through-die vias (TDVs) and methods of fabricating the same are described. A substrate is provided having conductive interconnect formed on an active side thereof. Through die vias (TDVs) are formed in the substrate between a backside and the active side thereof. The TDVs include signal TDVs, redundant TDVs (i.e., redundant signal TDVs), and power supply TDVs. The signal TDVs are spaced apart from the redundant TDVs to form a pattern of TDV pairs. The power supply TDVs are interspersed among the TDV pairs. The conductive interconnect includes first signal conductors electrically coupling each of the signal TDVs to a respective one of the redundant TDVs defining a respective one of the TDV pairs.
REFERENCES:
patent: 6127733 (2000-10-01), Kinoshita
patent: 6762478 (2004-07-01), Ahn et al.
patent: 6989583 (2006-01-01), Fujii
patent: 7518398 (2009-04-01), Rahman et al.
patent: 2004/0119144 (2004-06-01), Figueroa et al.
patent: 2006/0202347 (2006-09-01), Egawa
patent: 2007/0290361 (2007-12-01), Chen
patent: 2008/0258309 (2008-10-01), Chiou et al.
U.S. Appl. No. 11/701,807, filed Feb. 1, 2007, Rahman, Arifur et al., Xilinx Inc., 2100 Logic Drive, San Jose, CA.
U.S. Appl. No. 12/041,612, filed Mar. 3, 2008, Rahman, Arifur et al., Xilinx Inc., 2100 Logic Drive, San Jose, CA.
U.S. Appl. No. 11/796,101, filed, Apr. 25, 2007, Rahman, Arifur, et al., Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Mutschler, Ann Steffora, “IBM details 3-D chip stacking breakthrough”, Apr. 12, 2007, 2 pages, Electronic News, Semiconductor International, Reed Electronic Group, http://www.reedelectronics.com/semiconductor/article/CA6433308?spacedesc&industryid=3026.
Rahman, Arifur et al., “Die Stacking Technology for Terabit Chip-to-Chip Communications”, Proceedings of 2006 IEEE Custom Integrated Circuits Conference (CICC), Sep. 10-13, 2006, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Rahman Arifur
Trimberger Stephen M.
Brush Robert M.
George Thomas
Gupta Raj R
Maunu LeRoy D.
Nguyen Ha Tran T
LandOfFree
Semiconductor devices having redundant through-die vias and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor devices having redundant through-die vias and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor devices having redundant through-die vias and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4312893