Semiconductor device with triple surface impurity layers

Details Semiconductor device with triple surface impurity layers Semiconductor device with triple surface impurity layers

2007-01-02

2007-01-02

Lee, Eugene (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257SE21435, C257SE29012, C438S302000, C438S306000, C438S546000

Reexamination Certificate

active

10959402

ABSTRACT:
An operational withstand voltage of a high voltage MOS transistor is enhanced and a variation in a saturation current Idsat is suppressed. A gate insulation film is formed on a P-type semiconductor substrate. A gate electrode is formed on the gate insulation film. A first low impurity concentration source layer and a first low impurity concentration drain layer are formed by tilt angle ion implantation of double charge phosphorus ions (31P++) using the gate electrode as a mask. Then a second low impurity concentration source layer and a second low impurity drain layer are formed by tilt angle ion implantation of single charge phosphorus ions (31P+). Furthermore, surface injection layers are formed by implanting arsenic ions (75As+) shallowly into the surface of the semiconductor substrate, in which the first low impurity concentration source layer, the first low impurity concentration drain layer, the second low impurity concentration source layer and the second low impurity concentration drain layer are already formed, so that the impurity concentration in an uppermost surface of the P-type semiconductor substrate is increased.

REFERENCES:
patent: 4928163 (1990-05-01), Yoshida et al.
patent: 4935379 (1990-06-01), Toyoshima
patent: 5308780 (1994-05-01), Chou et al.
patent: 5362982 (1994-11-01), Hirase et al.
patent: 5565700 (1996-10-01), Chou et al.
patent: 5567965 (1996-10-01), Kim
patent: 5719424 (1998-02-01), Ahmad et al.
patent: 5757045 (1998-05-01), Tsai et al.
patent: 5847428 (1998-12-01), Fulford et al.
patent: 5869866 (1999-02-01), Fulford et al.
patent: 5937293 (1999-08-01), Lee
patent: 5945710 (1999-08-01), Oda et al.
patent: 5998274 (1999-12-01), Akram et al.
patent: 6096616 (2000-08-01), Nistler et al.
patent: 6218226 (2001-04-01), Lin et al.
patent: 6274901 (2001-08-01), Odake et al.
patent: 6451675 (2002-09-01), Yeh et al.
patent: 6576965 (2003-06-01), Eikyu et al.
patent: 6589847 (2003-07-01), Kadosh et al.
patent: 6597038 (2003-07-01), Hashimoto
patent: 6888191 (2005-05-01), Aoki
patent: 2002/0125531 (2002-09-01), Kikuchi et al.
patent: 2002/0153562 (2002-10-01), Lee et al.
patent: 2003/0146458 (2003-08-01), Horiuchi et al.
patent: 5-218070 (1993-08-01), None

Affiliated with

Also associated with

Rating

Semiconductor device with triple surface impurity layers does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device with triple surface impurity layers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with triple surface impurity layers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3760341