Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular chip input/output means
Patent
1999-05-06
2000-07-25
Hardy, David
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular chip input/output means
257207, H01L 27118
Patent
active
060939427
ABSTRACT:
First I/O signal pads are arranged along the periphery of a semiconductor chip except corner sections thereof at a first pitch, and second I/O signal pads and power supply pads are arranged in the corner sections of the semiconductor chip. In this case, the second I/O signal pads and the power supply pads are alternately arranged at the first pitch, and arrangement of the power supply pads are set so that the pads are located at fixed sites common to semiconductor chips. With this arrangement, the second I/O signal pads are arranged at a pitch wider than the first pitch.
Sei Toshikazu
Umemoto Yasunobu
Cruz Lourdes
Hardy David
Kabushiki Kaisha Toshiba
LandOfFree
Semiconductor device with improved pad layout does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device with improved pad layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device with improved pad layout will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1338308