Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2000-04-28
2003-02-18
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S035000, C257S042000, C257S073000, C257S183000, C257S201000, C257S268000, C257S269000, C257S471000, C257S472000, C257S475000, C257S192000
Reexamination Certificate
active
06521961
ABSTRACT:
BACKGROUND
The present invention relates to semiconductor devices in general and more particularly to a semiconductor device using a barrier layer between the gate electrode and the semiconductor substrate of the device.
Wireless devices such as cellular phones are continually requiring higher efficiency power amplifier improvements. Current cellular phones generally use a power field effect transistor (FET) for controlling power consumption. In a radio frequency (RF) power amplifier, such as a metal semiconductor FET (MESFET) used in a cellular phone, the maximum power that the power transistor in the amplifier is capable of supplying is determined by the highest input power that causes the transistor to become forward-biased. The gate voltage at which the transistor becomes forward biased is primarily determined by the characteristics of the gate metal and semiconductor interface, which is directly related to the Schottky barrier height of the interface.
Current power transistors, for example as used in high performance cellular phones, are typically heterostructure devices using gallium arsenide. However, such devices typically become forward biased at fairly low gate voltages, for example about 0.5 volts. It would be preferable if such devices became forward biased only at voltages substantially greater than 0.5 volts. In order to achieve such greater voltages, the barrier height of the device would need to be increased.
In addition to the above, the MESFETs and high electron mobility transistors (HEMTs) typically used in power amplifiers in high performance cellular phones are depletion-mode devices, which have a negative threshold voltage, and require that the cellular phone include the extra components of a negative voltage generator, extra capacitors to work with the generator, and a p-type metal oxide semiconductor (PMOS) transistor drain switch to more completely shut off power consumption that occurs due to leakage of the power transistor. Such leakage may result in incomplete turn-off of the power amplifier and increased battery or other power supply usage. An advantage, however, of such depletion-mode devices is that they exhibit high saturation drain current, low on-resistance, and high gain.
In contrast to depletion-mode devices, enhancement-mode FETs do not require the extra components above. However, the performance of such enhancement-mode devices is not as desirable as that of the depletion-mode devices. It would be desirable to have a power transistor that combines the performance benefits of depletion-mode devices with the positive threshold voltage of enhancement devices. This would eliminate the extra physical area and expense associated with the extra components described above.
Accordingly, there is a need for a semiconductor device for use in RF power amplifier applications that becomes forward biased at substantially higher gate voltages than current depletion-mode devices and that operates in an enhancement mode.
REFERENCES:
patent: 4942058 (1990-07-01), Sano
patent: 5164800 (1992-11-01), Nakajima
patent: 5451548 (1995-09-01), Hunt
patent: 5484740 (1996-01-01), Cho
patent: 5525538 (1996-06-01), Twigg et al.
patent: 5550089 (1996-08-01), Dutta
patent: 5597768 (1997-01-01), Passlack
patent: 5663584 (1997-09-01), Welch
patent: 5665658 (1997-09-01), Passlack
patent: 5789760 (1998-08-01), Irikawa et al.
patent: 5821171 (1998-10-01), Hong
patent: 5844261 (1998-12-01), Kuo et al.
patent: 5902130 (1999-05-01), Passlack
patent: 5904553 (1999-05-01), Passlack
patent: 5945718 (1999-08-01), Passlack
patent: 6025281 (2000-02-01), Passlack
patent: 6140169 (2000-10-01), Kawai et al.
patent: 6144048 (2000-11-01), Suemitsu et al.
patent: 6159861 (2000-12-01), Asai et al.
patent: 6198116 (2001-03-01), Cerny et al.
patent: 0 323 220 (1989-07-01), None
Fujita, S., et al, “Barrier Height Lowering of Schottky Contacts on AllnAs Layers Grown by Metal-Organic Chemical-Vapor Deposition”, J. Appl. Phys. 73 (3), 1284-1287 (1993).*
Pilkington, S.J., et al, “Thermally Stability of Epitaxial Aluminum on In0.53AI0.47As Schottky Diodes Grown by Molecular Beam Epitaxy”, J. Appl. Phys. 83 (10), 5282-5288 (1998).*
Chen K J et al: “High-Performance INP-Based Enhancement-Mode Hemt's Using Non-Alloyed OHMIC Contacts and PT-Based Buried-Gate Technologies”, IEEE Transactions on Electron Devices, IEEE Inc., New York, US, vol. 43, No. 2, Feb. 1, 1996, pp. 252-257, XP000589313.
Wolf, “Silicon Processing for the VLSI Era, vol. 2: Process Integration,” Lattice Press, Sunset Beach, CA, pp. 143-147 (1990).
M. Passlack, M. Hong, J.P. Mannaerts, R.L. Opila, S.N.G. Chu, N. Moriya, F. Ren and J.R. Kwo, “Low Dit, Thermodynamically Stable Ga2O3-GaAs Interfaces: Fabrication, Characterization, and Modeling,”IEEE Transactions On Electron Devices, vol. 44, No. 2, pp. 214-225, Feb. 1997.
Cody Nyles W.
Costa Julio
Martinez Marino J.
Schirmann Ernest
Flynn Nathan J.
Mondt Johannes P
Motorola Inc.
Vo Kim-Marie
LandOfFree
Semiconductor device using a barrier layer between the gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device using a barrier layer between the gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device using a barrier layer between the gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3123693