Semiconductor device, semiconductor package, and method for...

Details Semiconductor device, semiconductor package, and method for... Semiconductor device, semiconductor package, and method for...

2005-05-09

2011-12-20

Ngo, Ngan (Department: 2893)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

For plural devices

C257S685000, C257SE25013

Reexamination Certificate

active

08080873

ABSTRACT:
A semiconductor device designed to facilitate testing. Superimposed first and second semiconductor chips each include a plurality of internal terminals, an external terminal, and a plurality of transistors. A plurality of wires connect the internal terminals, the transistors, and the external terminals of the first and second semiconductor chips in series.

REFERENCES:
patent: 5528083 (1996-06-01), Malladi et al.
patent: 6441669 (2002-08-01), Ooishi
patent: 6473321 (2002-10-01), Kishimoto et al.
patent: 6476506 (2002-11-01), O'Connor et al.
patent: 6831502 (2004-12-01), Oishi
patent: 2001/0000013 (2001-03-01), Lin
patent: 2002/0171451 (2002-11-01), Hamano et al.
patent: 2003/0197515 (2003-10-01), Ishigaki
patent: 10-027026 (1998-01-01), None
patent: 2003-185710 (2003-07-01), None
patent: 2003-309183 (2003-10-01), None

Affiliated with

Also associated with

Rating

Semiconductor device, semiconductor package, and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device, semiconductor package, and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device, semiconductor package, and method for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4307421