Static information storage and retrieval – Read/write circuit – Testing
Reexamination Certificate
2007-02-27
2007-02-27
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read/write circuit
Testing
C365S189030
Reexamination Certificate
active
11215253
ABSTRACT:
A semiconductor device includes: a latch circuit that latches a given signal in a test mode; and a generating circuit that generates a signal that defines a program voltage used for programming of a memory cell in accordance with the signal latched in the latch circuit. The generating circuit includes: a circuit that generates the signal that defines an initial voltage of the program voltage; a circuit that generates the signal that defines a pulse width of the program voltage; and a circuit that generates the signal that defines a step width of the program voltage when the program voltage is a voltage that increases stepwise.
REFERENCES:
patent: 5257225 (1993-10-01), Lee
patent: 5555204 (1996-09-01), Endoh et al.
patent: 5682346 (1997-10-01), Yamamura et al.
patent: 5751637 (1998-05-01), Chen et al.
patent: 5754475 (1998-05-01), Bill et al.
patent: 5784315 (1998-07-01), Itoh
patent: 5801989 (1998-09-01), Lee et al.
patent: 5943260 (1999-08-01), Hirakawa
patent: 5991201 (1999-11-01), Kuo et al.
patent: 6016274 (2000-01-01), Itoh
patent: 6091640 (2000-07-01), Kawahara et al.
patent: 6243290 (2001-06-01), Kurata et al.
patent: 6643180 (2003-11-01), Ikehashi et al.
patent: 2002/0071313 (2002-06-01), Takano et al.
patent: 2003/0137876 (2003-07-01), Hirano
patent: 2005/0226055 (2005-10-01), Guterman
patent: 6-131879 (1994-05-01), None
patent: 7-169284 (1995-07-01), None
patent: 8-329694 (1996-12-01), None
patent: 10-241380 (1997-02-01), None
patent: 9-180841 (1997-07-01), None
patent: 11-134879 (1999-05-01), None
patent: 11-283399 (1999-10-01), None
patent: 2002-197880 (2000-12-01), None
patent: 2003-223791 (2002-01-01), None
patent: 2002-184190 (2002-06-01), None
patent: 2004-94987 (2004-03-01), None
K.D. Suh et al., “A 3.3V 32Mb. NAND Flash Memory with Incremental Step Pulse Programming Scheme”, ISSCC Digest of Technical Papers, pp. 128-129, Feb. 1995.
Aoki Minoru
Nakagawa Harunobu
Yamada Shigekazu
Bernstein Allison
Phung Anh
Spansion LLC
LandOfFree
Semiconductor device, semiconductor device testing method,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, semiconductor device testing method,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device, semiconductor device testing method,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3892103