Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-09-26
2006-09-26
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07114140
ABSTRACT:
Repeater cells each comprising a buffer or an inverter and an n+ diffusion layer-P well type protection diode or a p+ diffusion layer-N well type antenna protection diode connected to an input pin of the buffer or the inverter for preventing antenna damage or an antenna rule error from occurring are previously registered by registration means511as the cells to be registered in a cell library505. Whether or not a wiring conductor conducting to a gate electrode becomes an antenna ratio exceeding an allowed antenna ratio in the semiconductor device is determined by determination means514and if the wiring conductor exceeds the allowable antenna ratio, one or more repeater cells are inserted into any point of the wiring conductor by selection means515.
REFERENCES:
patent: 4656592 (1987-04-01), Spaanenburg et al.
patent: 5500542 (1996-03-01), Iida et al.
patent: 5672895 (1997-09-01), Iida et al.
patent: 5736772 (1998-04-01), Ko et al.
patent: 5784291 (1998-07-01), Chen et al.
patent: 5828119 (1998-10-01), Katsube
patent: 5854752 (1998-12-01), Agarwal
patent: 5955764 (1999-09-01), Katsube
patent: 5966517 (1999-10-01), Cronin et al.
patent: 6002155 (1999-12-01), Tahara et al.
patent: 6113648 (2000-09-01), Schuelein et al.
patent: 6199192 (2001-03-01), Marquez et al.
patent: 6209123 (2001-03-01), Maziasz et al.
patent: 6292927 (2001-09-01), Gopisetty et al.
patent: 6308308 (2001-10-01), Cronin et al.
patent: 6502225 (2002-12-01), Ishikura
patent: 2001/0044925 (2001-11-01), Noguchi
patent: 4/291944 (1992-10-01), None
patent: 6-61440 (1994-03-01), None
patent: 6-204467 (1994-07-01), None
patent: 6-326248 (1994-11-01), None
patent: 7-235541 (1995-09-01), None
patent: 8-306922 (1996-11-01), None
patent: 8-339392 (1996-12-01), None
Matsushita Electric - Industrial Co., Ltd.
Pearne & Gordon LLP
Whitmore Stacy A.
LandOfFree
Semiconductor device, semiconductor device design method,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device, semiconductor device design method,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device, semiconductor device design method,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3585768