Semiconductor device provided with a level conversion means for

Static information storage and retrieval – Read/write circuit – Including level shift or pull-up circuit

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518911, 365203, 36523006, 326106, G11C 700, G11C 800

Patent

active

057269386

ABSTRACT:
A semiconductor device provided with a level inversion means comprising a transfer gate N4 for transmitting the output of an NAND circuit 1 to an inverter circuit 2, and a PMOS transistor P4 for pulling up the input terminal of the inverter circuit 2 up to VPP potential in response to the output data of the NAND circuit 1 when the input terminal of the inverter circuit 2 connected to the output terminal of the transfer gate is to be pulled up to the supply potential of VPP.

REFERENCES:
patent: 5490119 (1996-02-01), Sakurai et al.
patent: 5557580 (1996-09-01), Numaga et al.
"A High-Speed Ultra-Low Power 64k CMOS EPROM with On-Chip Test Functions" KNECT et al IEEE Journal of Solied-State Circuites, vol. Sci-18, No. 5 Oct. 1983, pp. 554-561.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device provided with a level conversion means for does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device provided with a level conversion means for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device provided with a level conversion means for will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-145475

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.