Semiconductor device, method of testing the same and...

Error detection/correction and fault detection/recovery – Pulse or data error handling – Memory testing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S201000

Reexamination Certificate

active

07085974

ABSTRACT:
A semiconductor device having a plurality of memory cells for storing data, an address input circuit having an address signal generation section for independently generating an address signal using a clock signal in a test mode, and a delay circuit for delaying an input time of the address signal from the address input circuit to a subsequent circuit for a predetermined time period which is equal to or longer than the time necessary for the generation of the address signal.

REFERENCES:
patent: 6473455 (2002-10-01), Kwon
patent: 6594186 (2003-07-01), Kodaira et al.
patent: 2003/0026149 (2003-02-01), Braceras et al.
patent: 04-061420 (1992-02-01), None
patent: 10-172298 (1998-06-01), None
patent: 11-185497 (1999-07-01), None
patent: 2001-236797 (2001-08-01), None
U.S. Appl. No. 10/171,421, filed Jun. 12, 2002, Kodaira, et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device, method of testing the same and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device, method of testing the same and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device, method of testing the same and... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3700027

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.