Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Implanting to form insulator
Reexamination Certificate
2010-01-21
2011-12-20
Garber, Charles (Department: 2812)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Implanting to form insulator
C438S424000, C257SE21546, C257SE21547
Reexamination Certificate
active
08080463
ABSTRACT:
A semiconductor device manufacturing method has forming element isolation trenches in a semiconductor substrate, forming a silicon compound film in insides of the element isolation trenches in order to embed the element isolation trenches, conducting a first oxidation processing at a first temperature to reform a surface of the silicon compound film to a volatile matter emission preventing layer which permits passage of an oxidizing agent and impurities and which does not permit passage of a volatile matter containing silicon atoms, and conducting a second oxidation processing at a second temperature which is higher than the first temperature to form a coated silicon oxide film inside the element isolation trenches.
REFERENCES:
patent: 7047154 (2006-05-01), Nagano
patent: 7071107 (2006-07-01), Hieda et al.
patent: 7238587 (2007-07-01), Hoshi et al.
patent: 7407864 (2008-08-01), Kawasaki et al.
patent: 7538047 (2009-05-01), Kawasaki et al.
patent: 7582572 (2009-09-01), Iwasawa
patent: 7598151 (2009-10-01), Hoshi et al.
patent: 2006/0246684 (2006-11-01), Hoshi et al.
patent: 2007/0212894 (2007-09-01), Nakazawa
patent: 2007/0284649 (2007-12-01), Iwasawa
patent: 2009/0036629 (2009-02-01), Kawasaki et al.
patent: 2009/0226615 (2009-09-01), Nakazawa
patent: 8-125021 (1996-05-01), None
patent: 2000-114362 (2000-04-01), None
patent: 2002-367980 (2002-12-01), None
patent: 2003-31650 (2003-01-01), None
patent: 2004-179614 (2004-06-01), None
patent: 2005-45230 (2005-02-01), None
patent: 2007-110005 (2007-04-01), None
patent: 2007-142155 (2007-06-01), None
patent: 2008-163596 (2008-07-01), None
patent: 2008-288263 (2008-11-01), None
Hoshi Takeshi
Iwasawa Kazuaki
Kai Tetsuya
Kato Ryu
Matsuo Shogo
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Garber Charles
Kabushiki Kaisha Toshiba
Mustapha Abdulfattah
LandOfFree
Semiconductor device manufacturing method and silicon oxide... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device manufacturing method and silicon oxide..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device manufacturing method and silicon oxide... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4306541