Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate
2011-05-17
2011-05-17
Lebentritt, Michael S (Department: 2829)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Having substrate registration feature
C438S975000, C257SE23179
Reexamination Certificate
active
07943478
ABSTRACT:
In a semiconductor device manufacturing method, a surface of a substrate structure including a semiconductor layer is covered with a first film including first and second openings. The first opening is configured as an alignment mark. The second opening is configured as an opening for introducing an impurity into a first predetermined position of the semiconductor layer. In this method, a third opening is formed in the first film, using a photo mask aligned with the first opening used as an alignment mark. The third opening is configured as an opening for introducing an impurity into a second predetermined position of the semiconductor layer.
REFERENCES:
patent: 6368936 (2002-04-01), Yoshida
patent: 2003/0127671 (2003-07-01), Kim
patent: 2006/0057815 (2006-03-01), Kim
patent: 2006/0091470 (2006-05-01), Noguchi et al.
patent: 2006/0205139 (2006-09-01), Kijima et al.
patent: 2007/0037359 (2007-02-01), Jo
patent: 2007/0187797 (2007-08-01), Kato et al.
patent: 62-61353 (1987-03-01), None
patent: 62-211957 (1987-09-01), None
patent: 64-4019 (1989-01-01), None
patent: 5-160355 (1993-06-01), None
patent: 7-147221 (1995-06-01), None
patent: 2000-114397 (2000-04-01), None
patent: 2000-156506 (2000-06-01), None
patent: 2001-68543 (2001-03-01), None
patent: 2002-9173 (2002-01-01), None
Office Action issued Nov. 24, 2010 in Japanese Patent Application No. 2005-288567 filed Sep. 30, 2005 (w/English language translation).
Kajimoto Minori
Koyama Haruhiko
Noguchi Mitsuhiro
Kabushiki Kaisha Toshiba
Lebentritt Michael S
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Whalen Daniel
LandOfFree
Semiconductor device manufacturing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device manufacturing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device manufacturing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2701220