Semiconductor device including memory cells and...

Details Semiconductor device including memory cells and... Semiconductor device including memory cells and...

2002-09-18

2004-05-11

Wojciechowicz, Edward (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S383000, C257S384000, C257S532000

Reexamination Certificate

active

06734507

ABSTRACT:

The present application claims priority under 35 U.S.C. §119 to Japanese Application No. 2000-117991 filed on Apr. 19, 2000, which is hereby incorporated by reference in its entirely for all purposes.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and method of manufacture, and particularly, the present invention relates to a semiconductor device having memory cells and peripheral circuits which control the memory cells, and to a method of manufacturing such a semiconductor device.
2. Description of the Related Art
Semiconductor devices have been rapidly developing in which memory cells and peripheral circuits controlling the memory cells are formed in the same semiconductor substrate. Particularly, significant developments have been made in the area of systematic semiconductor devices which include a function of a semiconductor memory circuit, such as a dynamic random access memory (DRAM) and a function of a logic circuit.
Metal oxide semiconductor (MOS) transistors of such logic circuit have been employed to improve the driving ability of an electric current. Silicide layers are formed on gate electrodes, source regions and drain regions of the MOS transistors using a Self-Aligned Silicide (Salicide) method. Thereby, a resistance of the gate electrode and the source and drain regions is reduced and the logic circuit is capable of a high speed operation is.
Also, MOS transistors of the memory cells, particularly of the DRAM, must be capable of required to realize a high speed operation in order to transfer large amounts of data, such as image data. To realize such a high speed operation, it has been proposed to form silicide layers on the gate electrodes, source regions and drain regions of MOS transistors in the memory cells.
However, in the MOS transistor of the memory cells of the DRAM, concentrations of impurities in the source regions and the drain regions are set to low levels to restrain a short channel effect, to slacken a concentration of an electrical field in the drain region and to maintain a retention time. Therefore, junctions between the source regions or the drain regions and the semiconductor substrate are formed in the vicinity of a surface of the semiconductor substrate.
Consequently, if the silicide layers are formed on the gate electrodes, source regions and the drain regions of the MOS transistors in the memory cells of the DRAM, a high speed operation could be realized, but leak current from the source and drain regions to the semiconductor substrate would increase.
The silicide layers of the MOS transistors of the memory cells are simultaneously formed in the same step of forming the silicide layers of the MOS transistors of the peripheral circuits. Here, a method of forming an insulating layer, such as a nitride layer on the MOS transistors of the memory cells can be considered so as to avoid formation of the silicide layer on the MOS transistors of the memory cells. So, as it is impossible to form the silicide layers on the gate electrodes of the MOS transistors of the memory cells, an access time of the memory cells may be increased. Therefore, it is difficult to realize a high speed operation of the DRAM.
SUMMARY OF THE INVENTION
An object of the present invention is to provide a semiconductor device including peripheral circuits and memory cells which are capable of realizing a high speed operation while securing a predetermined data-retention-time.
To achieve the object, in a semiconductor device having memory cells and peripheral circuits which control the memory cells, wherein the memory cells and the peripheral circuits are formed on a semiconductor substrate, source regions, drain regions and gate electrodes of MOS transistors in the peripheral circuits are comprised of a refractory metallic silicide layer. Gate electrodes of MOS transistors in the memory cells are comprised of the refractory metallic silicide and source and drain regions of the MOS transistors in the memory cells are not comprised of the refractory metallic silicide layer.
According to the present invention, a semiconductor device can be realized which includes peripheral circuits and memory cells which are capable of a high speed operation while securing a predetermined data-retention-time.


REFERENCES:
patent: 6051462 (2000-04-01), Ohno
patent: 6130463 (2000-10-01), Oda et al.
patent: 6414375 (2002-07-01), Ohkawa
patent: 05183117 (1993-07-01), None
patent: 07161826 (1995-06-01), None
patent: 08046057 (1996-02-01), None
patent: 08186179 (1996-07-01), None
patent: 09027555 (1997-01-01), None
patent: 09283643 (1997-10-01), None
patent: 9-321242 (1997-12-01), None
patent: 10242420 (1998-09-01), None
patent: 10270572 (1998-10-01), None
patent: 11017129 (1999-01-01), None
patent: 11-054724 (1999-02-01), None
patent: 11-340433 (1999-12-01), None
patent: 2000-068472 (2000-03-01), None

Affiliated with

Also associated with

Rating

Semiconductor device including memory cells and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device including memory cells and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device including memory cells and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3255668