Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – Insulated gate formation
Reexamination Certificate
2002-03-18
2004-07-27
Pham, Long (Department: 2814)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
Insulated gate formation
C438S585000, C438S587000, C438S588000, C257S412000
Reexamination Certificate
active
06767814
ABSTRACT:
This application claims priority from Korean Patent Application No. 2001-14004, filed on Mar. 19, 2001, the contents of which are incorporated herein by reference in their entirety.
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device and method of forming the same, and more particularly to a semiconductor device having a silicide thin film and method of forming the same.
2. Description of the Related Art
Silicon generally has the properties of semiconductor, but acts as a conductor when impurities are implanted into it, as is the case when used in a semiconductor device. In addition, silicon and metal can be easily transformed into a metal silicide having high conductivity. Accordingly, in a highly-integrated semiconductor device in which resistance increases as the width of a conductive line such as a gate line and contact sizes are reduced, metal silicide is often used to form a portion of a contact interface or a signal line such as the gate line to enhance the conductivity and the performance of the device.
Also, as semiconductor devices are scaled down, the junction depths of source/drain regions are also reduced. To reduce the contact resistance of the source/drain regions, metal silicide can again be used. At this time, a layer of metal silicide is generally formed to a thickness of several hundred angstroms (Å). However, for example, when the metal silicide layer having a thickness of 300 Å is formed on the source/drain regions having a thin junction depth of 1000 Å, the metal silicide layer may be directly connected to the substrate beyond the source/drain regions. Consequently, various problems, such as a junction spiking phenomenon generating a leakage current, can occur. This junction spiking phenomenon is similar to the spiking problem in which the signal current leaks into the substrate when aluminum contact plugs are connected to the source/drain regions.
Cobalt or titanium (Ti) metals, having a low contact interface resistance such as are commonly used to form the metal silicide layer. With cobalt, however, the probability of encountering the junction spiking phenomenon is increased. The cobalt silicide layer is usually formed by coating a cobalt layer on the exposed surface of a substrate through sputtering. Sputtering is followed by a two-step heat treatment, in which a first step takes place at temperatures of 500 to 600° C. and a second step takes place at more than 750° C., or a one-step heat treatment that takes place at a high temperature of more than 750° C. The heat treatment silicifies the cobalt layer. After the heat treatment, non-reacted portions of the cobalt layer are removed in a self-aligned manner by wet etching. Using this technique, it is difficult to control a speed of forming the cobalt silicide layer to form a thin layer. When the cobalt silicide layer is formed, the polysilicon layer and the cobalt layer are usually combined in a ratio of 360 Å to 100 Å. It is further difficult to coat the cobalt layer uniformly at a thickness of less than 80 Å through sputtering and to re-form it repeatedly. The reliability of fabrication process is therefore deteriorated. Thus, forming the cobalt silicide layer of less than 300 Å, as well as preventing the junction spiking phenomenon in the source/drain regions having the thin conjunction depth, is difficult.
When the signal current leaks into the substrate without being transmitted through channels, the consumption of the signal current is increased and the operation speed of transistors slows. Worst yet, the transistors may not operate properly. Particularly, in a low power SRAM device, it is necessary to prevent the generation of leakage current to obtain reliable operation of the device.
To prevent the spiking phenomenon that results from using the cobalt silicide layer, a titanium silicide layer (TiSi
2
) in the source/drain regions can be formed using titanium to reduce the spiking phenomenon. In this case, however, because titanium exhibits an amount of resistance that depends on the line width, the resistance is abruptly increased in most semiconductor devices having a line width of less than 0.2 &mgr;m. Also, the resistance characteristics of the titanium may be degraded following heat treatment.
SUMMARY OF THE INVENTION
According to an aspect of the present invention, a semiconductor device comprises a gate insulation layer formed on an active region of a semiconductor substrate. A gate electrode is formed on the gate insulation layer. An impurity region such as a source/drain region is formed in the active region adjacent the gate electrode. A silicide thin film is formed to a thickness of less than approximately 200 Å in the impurity region.
According to another aspect of the present invention, there is provided a method of forming a semiconductor device comprising forming an isolation layer on a surface of a substrate to define an active region, forming at least one gate electrode by sequentially forming a gate insulation layer and a gate layer on the surface of the substrate in the active region and patterning them to expose source/drain regions, forming a metal layer such as a cobalt layer on the surface of the substrate in the exposed source/drain region, forming a low temperature type silicide thin film such as a cobalt silicide thin film by performing a heat treatment at a low temperature of 150 to 450° C., preferably 300 to 400° C. to the substrate on which the cobalt layer is formed, removing non-reacted portions of the cobalt layer from the substrate on which the low temperature type cobalt silicide thin film is formed, and forming a high temperature type metal silicide thin film such as a high temperature type cobalt silicide thin film by performing a heat treatment at a high temperature of more than 700° C., preferably 850° C. to the low temperature type silicide thin film.
In the invention, because the heat treatment after forming the cobalt layer is carried out at a low temperature, it is desirable that the low temperature type cobalt silicide thin film be formed in an in-situ method in a sputtering device after the sputtering. Also, instead of the cobalt layer, a layer of metal such as nickel, titanium and platinum can be used.
REFERENCES:
patent: 5736461 (1998-04-01), Berti et al.
patent: 5780362 (1998-07-01), Wang et al.
patent: 5789298 (1998-08-01), Gardner et al.
patent: 5902129 (1999-05-01), Yoshikawa et al.
patent: 6004853 (1999-12-01), Yang et al.
patent: 6008111 (1999-12-01), Fushida et al.
patent: 6171959 (2001-01-01), Nagabushnam
patent: 6180501 (2001-01-01), Pey et al.
patent: 6197646 (2001-03-01), Goto et al.
patent: 6287913 (2001-09-01), Agnello et al.
patent: 6291354 (2001-09-01), Hsiao et al.
patent: 6340617 (2002-01-01), Goto
patent: 6346477 (2002-02-01), Kaloyeros et al.
patent: 6376320 (2002-04-01), Yu
patent: 6388327 (2002-05-01), Giewont et al.
patent: 6399467 (2002-06-01), Erhardt et al.
patent: 6406986 (2002-06-01), Yu
patent: 6461951 (2002-10-01), Besser et al.
patent: 2001/0001297 (2001-05-01), Wang et al.
patent: 2002/0064919 (2002-05-01), Wang
patent: 2002/0086486 (2002-07-01), Tanaka et al.
K. Inoue et al. A New Cobalt Salicide Technology For 0.15 micron CMOS Using High-Temperature Sputtering and In-situ Vacuum Annealing, Dec. 10-13, 1995, International Electron Devices Meeting.
Joo Joon-Yong
Kim Sung-Bong
Koh Kwang-Ok
Kwon Hyung-Shin
Le Thao X.
Marger & Johnson & McCollom, P.C.
Pham Long
LandOfFree
Semiconductor device having silicide thin film and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having silicide thin film and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having silicide thin film and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3221027