Semiconductor device having shallow trench isolation...

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S510000, C257S524000, C257SE21546, C257SE21549, C257SE21564

Reexamination Certificate

active

07622778

ABSTRACT:
In one embodiment, a semiconductor device has an active region defined by an isolation layer formed inside an STI trench that includes an upper trench and a lower trench having a substantially curved cross-sectional profile under the upper trench so that the lower trench is in communication with the upper trench. Since the upper trench has a sidewall tapered with a positive slope, a good gap filling property can be obtained when filling the upper trench with an insulating layer. By forming a void in the lower trench, a dielectric constant at the bottom of the isolation layer is lower than a dielectric constant at an oxide layer, thereby improving the isolation property. The isolation layer includes a first insulating layer formed inside only the upper trench and covering an inner wall of the upper trench in the form of a spacer.

REFERENCES:
patent: 4264382 (1981-04-01), Anantha et al.
patent: 4356211 (1982-10-01), Riseman
patent: 4456501 (1984-06-01), Bayman et al.
patent: 6001705 (1999-12-01), Zombrano
patent: 6251750 (2001-06-01), Lee
patent: 6297554 (2001-10-01), Lin
patent: 6313008 (2001-11-01), Leung et al.
patent: 6406975 (2002-06-01), Lim et al.
patent: 6882025 (2005-04-01), Yeo et al.
patent: 7015116 (2006-03-01), Lo et al.
patent: 2002/0171118 (2002-11-01), Mandelman et al.
patent: 2003/0013272 (2003-01-01), Hong et al.
patent: 2003/0089939 (2003-05-01), Lee et al.
patent: 2001-244325 (2001-09-01), None
patent: 2002-319638 (2002-10-01), None
patent: 1999-0073644 (1999-10-01), None
patent: 2001-0001202 (2001-01-01), None
patent: 10-2005-0028618 (2005-03-01), None
English language abstract of Korean Publication No. 1999-0073644, Jan. 29, 2007.
English language abstract of Korean Publication No. 2001-0001202, May 1, 2001.
English language abstract of Japanese Publication No. 2001-244325, Jul. 9, 2001.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor device having shallow trench isolation... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor device having shallow trench isolation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having shallow trench isolation... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4059675

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.