Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Reexamination Certificate
2008-05-06
2008-05-06
Zarneke, David A (Department: 2891)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
C257SE21510
Reexamination Certificate
active
07368328
ABSTRACT:
A semiconductor device having a leadframe comprised of a base metal (110, e.g., copper), a chip mount pad (103) and a plurality of lead segments (104). Each of the segments has a first end (104a) near the mount pad and a second end (104b) remote from the mount pad. The device further has a semiconductor chip (103) attached to the mount pad and electrical interconnections (107) between the chip and the first segment ends. Encapsulation material (120) covers the chip, the bonding wires and the first segment ends, yet leaves the second segment ends exposed. At least portions of the second segment ends have the base metal covered by a layer of solderable metal (130, e.g., nickel) and by an outermost layer of noble metal (140, e.g., stack of palladium and gold).
REFERENCES:
patent: 5521432 (1996-05-01), Tsuji et al.
patent: 5635755 (1997-06-01), Kinghorn
patent: 5889317 (1999-03-01), Huang et al.
patent: 6194777 (2001-02-01), Abbott et al.
patent: 6245448 (2001-06-01), Abbott
patent: 6287896 (2001-09-01), Yeh et al.
patent: 6376901 (2002-04-01), Abbott
patent: 6392293 (2002-05-01), Sugihara et al.
patent: 6452258 (2002-09-01), Abys et al.
patent: 6518508 (2003-02-01), Park et al.
patent: 6545344 (2003-04-01), Abbott
patent: 6583500 (2003-06-01), Abbott et al.
patent: 6593643 (2003-07-01), Seki et al.
patent: 6646330 (2003-11-01), Kubara et al.
patent: 6664136 (2003-12-01), Motonami et al.
patent: 6713852 (2004-03-01), Abbott et al.
patent: 6828660 (2004-12-01), Abbott
patent: 6838757 (2005-01-01), Abbott et al.
patent: 6891253 (2005-05-01), Miyaki et al.
patent: 6953986 (2005-10-01), Abbott et al.
patent: 6960823 (2005-11-01), Miyaki et al.
patent: 7038306 (2006-05-01), Miyaki et al.
Abbott Donald C
Zuniga-Ortiz Edgar R
Brady III Wade James
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Yingsheng Tung
Zarneke David A
LandOfFree
Semiconductor device having post-mold nickel/palladium/gold... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having post-mold nickel/palladium/gold..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having post-mold nickel/palladium/gold... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2787296