Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2005-08-23
2005-08-23
Whitmore, Stacy A. (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C719S323000, C719S323000
Reexamination Certificate
active
06934919
ABSTRACT:
A semiconductor integrated circuit having an embedded array wherein basic cells are arranged in a matrix is designed and manufactured (S1); a test is performed on whether an electrical behavior of a prototype of a semiconductor integrated circuit meets required specifications (S2); if meets, a non-use-area pattern in an embedded array area is detected and removed based on layout data of contact holes to get modified pattern (S4); a mask with a modified pattern is prepared (S5); and the mask is substituted for the mask before modification, thereby manufacturing a semiconductor integrated circuits from which a non-use area is removed (S6).
REFERENCES:
patent: 3633268 (1972-01-01), Engbert
patent: 5126950 (1992-06-01), Rees et al.
patent: 5369596 (1994-11-01), Tokumaru
patent: 5610831 (1997-03-01), Matsumoto
patent: 5617369 (1997-04-01), Tomishima et al.
patent: 5677641 (1997-10-01), Nishio et al.
patent: 5701255 (1997-12-01), Fukui
patent: 6226782 (2001-05-01), Nowak et al.
patent: 8-1948 (1996-01-01), None
Kosugi Noboru
Oba Hisayoshi
Tahara Munehiro
Yokota Noboru
Fujitsu Limited
Tat Binh
Westerman Hattori Daniels & Adrian LLP
Whitmore Stacy A.
LandOfFree
Semiconductor device having embedded array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having embedded array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having embedded array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3519611